

RS-422 and RS-485 Interface Circuits

Data Transmission and Control Circuits

Application and Data Book

Linear Products Quick Reference Guide

	Data Book	Contents [Document No.
•	Linear Circuits Vol 1 Amplifiers, Comparators, and Special Functions	Operational Amplifiers Voltage Comparators Video Amplifiers Hall - Effect Devices Timers and Current Mirrors Magnetic - Memory Interface Frequency - to - Voltage Converters Sonar Ranging Circuits/Modules Sound Generators	SLYD003, 1989
•	Linear Circuits Vol 2 Data Acquisition and Conversion	A/D and D/A Converters DSP Analog Interface Analog Switches and Multiplexers Switched - Capacitor Filters	SLYD004, 1989
•	Linear Circuits Vol 3 Voltage Regulators and Supervisors	Supervisor Functions Series - Pass Voltage Regulators Shunt Regulators Voltage References DC - to - DC Converters PWM Controllers	SLYD005, 1989
•	Optoelectronics and Image Sensors	Optocouplers CCD Image Sensors and Support Phototransistors IR-Emitting Diodes Hybrid Displays	SOYD002A, 1990
•	Speech System Manuals	TSP50C4X Family TSP50C10/11 Synthesizer TPS53C30 Synthesizer	SPSS010, 1990 SPSS011, 1990 SPSV003, 1990
•	Interface Circuits	Data Transmission and Control Circuits, Peripheral Drivers/Power Actuators, Display Drivers	SLYD006, 1991
•	Telecommunications	Transmission, Switching, Subscribe Cicuits Transient Suppressors	er, SCTD001B, 1991
•	Power Products	Transistors Darlingtons SCR's Triacs Transient Suppressors Lighting Starters	DB029,1990

RS-422 And RS-485 Interface Circuits Application and Data Book 1992

Data Transmission and Control Circuits



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specified testing of all parameters of each device is not necessarily performed.

Ti assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Texas Instruments products are not intended for use in life support appliances, devices or systems. Use of a TI product in such applications without the written consent of the appropriate TI officer is prohibited.

Copyright © 1992, Texas Instruments Incorporated.

Contents

Section	Page
Section 1	1-1
General Information	1-1
Introduction	1-1
Selecting the Best Device for your application	1-1
RS-422 Data Transmission Circuit Selection Guide	1-2
RS-485 Data Transmission Circuits Selection Guide	1-5
Section 2	2-1
RS-485 and RS-422 Application Guide	2-1
The Need for Balanced Transmission Line Standards	2-1
Differences between EIA RS-422-A and EIA RS-485	2-1
EIA RS-485 /422 Product / Application Trends	2-4
Data Rate and Line Length Limitations	2-8
RS-422/RS-485 Data Rate Definition	2-9
Differential AC specifications	2-11
Defining the Minimum Unit Interval (UImin)	2-14
SN75ALS176B High Speed Transceiver	2-14
High Speed/Low Power Applications	2-15
Low Skew And EMI	2-17
SN75ALS19x Series For RS-422	2-19
AM26C31/32Low Power for RS-422	2-22
Hard Wired Fail Safe For RS-485	2-23
Use of Protocols- Synchronous Serial Communication	2-28
Input Protection In Noisy Environments	2-31
Calculation of Termination Resistance	2-33
Methods of Connection	2-34

RS422 and RS485

	Calculation of Stub Length	2-36
	The Unit Load Concept	2-37
	Process Control Application	2-40
	SN75LBC176 - Ultra Low Power	2-42
	Synchronised RS-485 with handshake	2-45
	New Product Releases	2-46
	Use of Repeaters	2-47
Sec	tion 3	3-1
Dat	a Sheets	3-1
	AM26C31	3-3
	AM26C32	3-8
	AM26LS31	3-12
	AM26LS32	3-20
	MC3486	3-29
	MC3487	3-34
	SN75076B	3-38
	SN751177	3-47
	SN751178	3-47
	SN75146	3-55
	SN75151	3-60
	SN75153	3-60
	SN75157	3-71
	SN75158	3-76
	SN75159	3-83
	SN75172	3-94
	SN75173	3-102
	SN75174	3-110
	SN75175	3-117

Contents

Section 3 Data Sheets (continued)

(333334)	
SN75176A	3-125
SN65176B	3-135
SN75177B	3-145
SN75178B	3-145
SN75179B	3-156
SN75ALS170	3-163
SN75ALS171	3-179
SN75ALS172	3-194
SN75ALS173	3-200
SN75ALS174	3-206
SN75ALS175	3-212
SN75ALS176	3-218
SN75ALS180	3-230
SN75ALS191	3-240
SN75ALS192	3-244
SN75ALS193	3-253
SN75ALS194	3-264
SN75ALS195	3-274
SN75LBC176	3-285
SN95176B	3-293
TL3695	3-303
uA9637	3-314
uA9638C	3-319
uA9639	3-323

iii

RS422 and RS485

Section 1

General Information

Introduction

This booklet provides the design engineer with a single point of reference for data and application information concerning the two most popular differential communication standards, RS-422 and RS-485. The book contains information on many new products in addition to older industry standard parts.

The application information concentrates on two areas, information relating to the EIA standards, and device information on new products and how they help solve design problems. The new product evolution can be thought of as moving in three directions:

- **Higher Data Rates** for high speed applications such as differential SCSI.
- Low Power for higher reliability and remote applications.
- **Integration** where more than one transmission line is required.

TI is tackling all three of these areas with its new products by using innovative design techniques and Advanced technologies. For low power applications, LinBiCMOS with it's robust bipolar output structures is the ideal choice for Low Power applications. Where high speed is the critical factor, Advanced low power shottky achieves the highest data rates of any RS-485 transceiver, 35MBPS for the SN75ALS176B.

Selecting the Best Device for your application

In the first instance use the **selection guide** at the back of this section.

- 1. Decide whether you need a transceiver or driver/receiver configuration.
- 2. Decide how many drivers/receivers/transceivers are needed in your application.

- 3. Choose from the key features listing the key requirement for your application specifically high speed, or low power.
- 4. Refer to the data sheet for final verification of device selection keeping in mind package options and temperature range options.

RS-422 Data Transmission Circuit Selection Guide

RS-422 Drivers

Devices	Device	Key	Page Number	
Per	Part	Features	Data	Appli-
Package	Number		Sheet	cation
	SN75158	Industry Standard	3-76	-
2	SN75159	Industry Standard	3-83	-
	SN75ALS191	High Speed	3-240	2-20
	uA9638	Industry Standard	3-319	-
	AM26C31	Low Power	3-3	2-22
4	AM26LS31	Industry Standard	3-12	2-20
	MC3487	Industry Standard	3-34	-
	SN75151	Industry Standard	3.60	-
	SN75153	Industry Standard	3-60	-
	SN75ALS172	High Speed	3-194	2-45
	SN75ALS174	High Speed	3-206	2-45
	SN75172	Industry Standard	3-94	2-45
	SN75174	Industry Standard	3-110	2-45
	SN75ALS192	High Speed	3-244	2-19
	SN75ALS194	High Speed	3-264	2-10

RS-422 Selection Guide (continued)

RS-422 Receivers

Devices	Device	Key	Page Number	
Per	Part	Features	Data	Appli-
Package	Number		Sheet	cation
	SN75146	5 MHz LP I/P Filter	3-55	-
2	SN75157	Industry Standard	3-71	-
	u A 9637	Industry Standard	3-314	-
	uA9639	Industry Standard	3-323	-
	AM26C32	Low Power	3-8	2-22
4	AM26LS32	Industry Standard	3-20	2-22
	MC3486	Industry Standard	3-29	-
	SN75173	Industry Standard	3-102	2-45
	SN75175	Industry Standard	3-117	2-45
	SN75ALS173	High Speed	3-200	2-45
	SN75ALS175	High Speed	3-212	2-45
	SN75ALS193	High Speed	3-253	2-19
	SN75ALS195	High Speed	3-274	2-19

RS-422 Selection Guide (continued)

RS-422 Transceivers - Driver\Receiver Combination

Devices	Device	Key	Page Number	
Per	Part	Features	Data	Appli-
Package	Number		Sheet	cation
	SN75176A	Low Power	3-125	2-14
1	SN75176B	Industry Standard	3-135	2-14
	SN75177B	Repeater	3-145	2-46
	SN75178B	Repeater	3-145	2-46
	SN75ALS176	High Speed	3-218	2-10
	SN75ALS176A	Very High Speed	3-218	2-10
1	SN75ALS176B	Ultra High Speed	3-218	2-10
	SN75LBC176	Ultra- Low Power	3-285	2-41
	TL3695	Industry Standard	3-303	2-15
1/1	SN75179B	Industry Standard	3-156	2-46
	SN75ALS180	Industry Standard	3-230	2-16
	SN751177	High Speed	3-47	2-37
2/2	SN751178	High Speed	3-47	2-37
	SN75ALS170	High Speed	3-163	2-15
3	SN75ALS171	High Speed	3-179	-

RS-485 Data Transmission Circuits Selection Guide

RS-485 Drivers

Devices	Device	Key	Page Number	
Per Package	Part Number	Features	Data Sheet	Appli- cation
	SN75172	Industry Standard	3-94	2-45
4	SN75174	Industry Standard	3-110	2-45
	SN75ALS172	High Speed	3-194	2-45
	SN75ALS174	High Speed	3-206	2-45

RS-485 Receivers

Devices	Device	Key	Page Number	
Per Package	Part Number	Features Industry Standard Industry Standard	Data Sheet	Appli- cation
	SN75173	Industry Standard	3-94	2-45
4	SN75175	Industry Standard	3-117	2-45
	SN75ALS173	High Speed	3-194	2-45
	SN75ALS175	High Speed	3-206	2-45

RS-485 Selection Guide (continued)

RS-485 Transceivers - Driver\Receiver Combination

Devices	Device	Key	Page Number	
Per	Part	Features	Data	Appli-
Package	Number		Sheet	cation
	SN75176A	Low Power	3-125	2-14
1	SN75176B	Industry Standard	3-135	2-14
	SN75177B	Repeater	3-145	2-46
	SN75178B	Repeater	3-145	2-46
	SN75ALS176	High Speed	3-218	2-10
	SN75ALS176A	Very High Speed	3-218	2-10
	SN75ALS176B	Ultra High Speed	3-218	2-10
	SN75LBC176	Ultra- Low Power	3-285	2-41
	TL3695	Industry Standard	3-303	2-15
1/1	SN75179B	Industry Standard	3-156	2-46
	SN75ALS180	Industry Standard	3-230	2-16
	SN751177	High Speed	3-47	2-37
2/2	SN751178	High Speed	3-47	2-37
	SN75ALS170	High Speed	3-163	2-15
3	SN75ALS171	High Speed	3-179	-

Section 2

RS-485 and RS-422 Application Guide

The Need for Balanced Transmission Line Standards

High speed data transmission between computer system components and peripherals over long distances, under high noise conditions, usually proves to be very difficult if not impossible with single-ended drivers and receivers. Recommended EIA standards for balanced digital voltage interfacing provide the design engineer with a universal solution for long line system requirements.

RS-422 and **RS-485** are balanced (differential) digital transmission line interfaces developed to incorporate and improve upon the advantages of the current-loop interface and improve on the EIA-232 limitations. The advantages are;

- Data rate to 10 Mbps and beyond
- Longer line length up to 1200 metres
- Differential transmission less noise sensitive

Application Areas

RS-422 offers a reliable multi-point one way communication. A typical application area is its use in transmitting data from a central computer to multiple remote monitors, printers or stations, such as airport arrival and departure monitors.

RS-485 is an upgraded version of RS-422 extending the number of peripherals and terminals that a computer can interface to, particularly where longer line length or increased data rates are called for. Additionally, RS-485 allows for bi-directional multi-point party line communication and can effectively be used for "mini-LAN" applications, such as data transmission between a central computer and remote intelligent stations. For example, between point of sales terminals and a central computer for automatic stock debiting.

As a result of its versatility an increasing number of standard's committees are embracing the RS-485 as the electrical specification of their standard. Examples include the ANSI (†American Nationals Standards Institute) Small Computer Systems Interface (SCSI).

RS-422-A & RS-485; THE DIFFERENCES RS - 485 RS - 422 - A 120 Ω 100 Ω 120 Q 1 Driver - up to 10 receivers Up to 32 tranceivers (typ) Simplex communication Half Duplex communication -7 V to + 12 V -7Vto+7V Maximum common mode voltage 12 kΩ Receiver input resistance 4 kΩ 100 Ω 60 Ω Driver load Driver output short circuit limit 150mA to GND 150mA to GND 250 mA to -7 V or 12 V

Differences between EIA RS-422-A and EIA RS-485

Figure 1 - EIA RS-422-A and EIA RS-485 Differences

EIA RS-422-A

The balanced transmission line standard EIA RS-422 was developed in 1975 to interface a host computer's data, timing or control lines to its peripherals. The standard was revised (RS422A) in December 1978 bringing it in line with its present specifications.

A RS-422 line allows for only one way communication (simplex mode) but by using a differential twisted pair transmission media (not specified in std.) and a RS-422 receiver with its minimum 7 V common mode voltage capability makes it less susceptible to noise picked up in hostile environments, via the long cables allowed by the standard. Each driver can drive up to 10 receivers. The specification in the standard places no restrictions on minimum or maximum operating data rates but rather on the relationship of transition speed to a unit interval. However, data rates up to 10 Mbps are supported and a line length up to 1200 metres is given as guide-line, but not at the maximum data rate.

When operating at low data rates (below 200 kbps), or at any speed where the ratio of the driver's output—rise time to the one-way propagation delay time of the cable

exceeds ten, the cable will not act as a true transmission line and therefore termination is not absolutely necessary. Under all other conditions, the cable loading can no longer be considered as a lumped parameter but must be considered as a transmission line.

The characteristic impedance of twisted pair cable is a function of frequency and cable type, however typical twisted pair cable impedance's lie in the range of 100Ω to 120Ω . A termination resistor with an impedance similar to the cable's characteristic impedance should only be connected at the furthest end of the cable.

EIA RS-485

The Increased use of balanced data transmission lines in distributing data to several system components and peripherals over relatively long lines brought about the need for multiple driver/receiver combinations on a single twisted pair line. Hence, an upgraded version of EIA RS-422-A , named EIA RS-485, was introduced in 1983. RS-485 takes into account RS-422 requirements for balanced-line data transmission plus additional features allowing for multiple drivers and receivers. The guide-lines for data transmission speed, cable lengths and media are the same as for RS422.

The Differences

The differences between the RS-485 standard and the RS-422 standard lie primarily in the features that allow reliable multi-point communications.

Driver features

- i. One driver can drive as many as 32 unit loads (one unit load is typically one passive driver and one receiver).
- ii. The driver output, off-state, leakage current shall be $100 \,\mu\text{A}$ or less with any line voltage from $-7 \,\text{V}$ to $+12 \,\text{V}$.
- iii. The driver shall be capable of providing a differential output voltage of 1.5 V to 5 V with common-mode line voltages from -7 V to 12 V.
- iv. Drivers must have self protection against contention (multiple drivers contending for the transmission line at the same time).

Receiver features

- i. High receiver input resistance, $12 \text{ k}\Omega$ minimum.
- ii. A receiver input common-mode range of -7 V to 12 V.
- iii. Differential input sensitivity of ± 200 mV over a common-mode range of -7 V to 12 V.

EIA RS-485 /422 Product / Application Trends

Proprietory system designers are beginning to recognise the inherent advantages of a balanced, differential, transmission scheme over the single ended interface. Such advantages are higher noise immunity, lower noise emissions and improved signal quality. These facts are also not lost on independent standards committees which are starting to embrace RS-485 as the electrical part of their overall specification. Furthermore those systems not following the RS-485 specification verbatim are recognising the virtues of Texas Instruments range of differential driver/receivers, particularly the high speed/low power ALS options.




Figure 2 - EIA RS-485 /422 Product / Application Trends

Representatives of those standards bodies employing a differential transmission scheme can be found in most industries, some examples are listed below;

- i) Computer; The ANSI-X3T9.2-1986 Small Computer Systems Interface (SCSI)
- ii) Computer; ANSI X.3129-1986 Intelligent Peripheral Interface (IPI)
- iii) Automotive multiplex Wiring; CAN, VAN and SAE J1850
- iv) Telecommunications;
- v) Factory Automation; P-Net (A derivative of Field bus)

Each one of these application areas makes its own demands on the processing technology used. Examples of these demands are guaranteed AC specifications and increased data rate capability. In particular, tighter skew specifications are needed for both telecommunication and computer applications, however the interpretation of skew can differ. For example, telecommunication applications are more concerned with device skew, that is the difference between the positive and negative edges of the differential output voltage. A low skew value in this case would represent a lower likelihood of noise radiation. For the computer application, SCSI, a low bus skew is required. In a SCSI there can be as many 18 differential lines, obviously for timing purposes it is desirable to have low skew between each channel. For these types of applications a high speed bipolar process like the advanced low power Schottky would be required.

A key requirement across most application areas is low power consumption, particularly with the emergence of battery backed or operated equipment. This requires a low power technology, for example CMOS. However although fine for controller applications, CMOS is not generally suitable for line drive / receive functions, here a more robust technology is needed, for example, a bipolar or merged technology like Texas Instruments LinBiCMOS (combination of analogue bipolar and analogue CMOS).

Due to the increasing use of differential systems, particularly in electrically hostile environments, increased common mode voltage ranges and low susceptibility to ESD (Electro-Static Discharge) damage is required. Furthermore, extended temperature ranges are required particularly in automotive applications where the line drive/receive functions may be located under the car bonnet (hood). All new devices in Texas Instruments range of line drivers and receivers contain temperature range options for both commercial, 0°C to 70°C and industrial, -40°C to 85°C. Some devices like the SN65076 have been designed especially for automotive applications by offering a -40°C to 105°C temperature range.

One final demand made by all types of equipment is for increased integration. Designers are requiring increased functionality from semiconductor chips and, perhaps an even more importantly require that these chips be less expensive than the solution(s) they replace.

Differential Line Considerations

A differential communication system requires the use of two 'signal carrying' wires between driver and receiver, such that the signal current flows in opposite directions in each wire. The net effect of doing this is that the receiver is only concerned with the difference in voltage between the two wires. The absolute value of the dc common

mode voltage of the two wires is not important. In practice, drivers and receivers have a finite common mode voltage range within which they can operate.

The use of a differential communications interface allows data transmission at high rates and over long distances to be accomplished. This is because effects of external noise sources and crosstalk effects are much less pronounced on the data signal. Any external noise source coupling onto the differential lines will appear as an extra common mode voltage which the receiver is insensitive to. The difference between the signal levels on the two lines will therefore remain the same. By the same argument, a change in the local ground potential at one end of the line will appear as just another change in the common mode voltage level of the signals. The differential output voltage to the line will also provide a doubling of the driver's single-ended output signal. Twisted pair cable is commonly used for differential communications since its twisted nature tends to cause cancellation of the magnetic fields generated by the current flowing through each wire, thus reducing the effective inductance of the pair.

The main disadvantage of a differential system lies in the fact that two cables are required for each communication link. This increases system cost, but provides superior performance when data is to be transmitted at high rates over a long distance.

Transmission Line Considerations and Effects

Before design of a digital data link can take place application constraints and an understanding of the signal's characteristics must be understood. More specifically, a method of identifying the class of data link, and any special design techniques required must be made.

A digital data link can be classed in two modes;

i) A transmission line (distributed parameter model)

ii) Short wire (lumped parameter model).

A distributed parameter model considers the connecting circuit in terms of distributed parameters (inductance, capacitance, resistance, conductance), rather than as an equivalent lumped load on the line. The transmission line can be considered in terms of an infinite number of small filter sections making up the line. The result is that a transmission line is said to have a characteristic impedance, Z_0 , which is independent of distance along the line and represents the voltage and current relationship for a wave front at any point as it travels along the line.

The transmission line will always consist of two conductors, with the current flowing in opposite directions in each of the conductors. In the single ended case, one of these conductors is the ground wire.

The speed that a pulse travels at along a transmission line approaches that of the speed of light. The type of cable used will provide the limit to the actual speed.

All cables can be thought of as transmission lines; but the term, transmission line, is used with differing meanings. If the signal starts to change at the driver's output at one end of the line, the effect of this change will eventually be seen at the other end of the line. A reflection of the signal will occur, which will eventually return back to the driver terminals. If this happens before the original transmitted signal has risen to its peak value then the line will normally be treated as a lumped parameter system rather than as a true transmission line. This is because the line itself does not greatly influence the performance of the system. A general rule of thumb for determining if a system should be treated as a true transmission line can be formulated. If the rise time, $t_{\rm T}$, of the signal is much less than the round trip propagation delay, 2tpd, of the signal from driver to receiver and back to driver, then the cable can be treated as a transmission line and not as a lumped parameter model. A better model is given by allowing 10 one way propagation delays, tpd, to occur during the transition edge time.

When the cable is operating like a transmission line, extra loads in the form of drivers and receivers can be added, providing that they do not cause too great a shunting effect on the line. These extra loads, if evenly distributed along the line, can be treated as an extra distributed capacitance along the line adding to the effect of the line capacitance and inductance. The extra devices will decrease the line impedance and reduce the speed of the signal along the line.

In the case of the lumped parameter model, the line tends to represent a pure fixed load to the driver device. For example, the capacitance of the line will be modelled as a fixed value which effectively limits the output voltage slew rate of a driver device that can supply a finite amount of current to the line.

Line Termination

It is generally good design practice to terminate the ends of lines which are classified as transmission lines. Here the golden rule is to match the impedance from the source of the driver to the characteristic impedance of the cable, and from the cable to the characteristic impedance of the receiver. If there is an impedance discontinuity at any junction, then the signal will be reflected from the mismatch. This will lead to signal distortion which in turn leads to either a falsely triggered receiver or excessive propagation delay. Calculation of a suitable value for this termination value will be dealt with later in this section whilst a more detailed discussion can be found in the transmission line fundamentals section at the front of the data transmission section.

Data Rate and Line Length Limitations

Most application areas will demand some kind of compromise between the line length used and the data rate required, particularly if distortion in its many guises is to be avoided. A first, all important, step in understanding what compromises are necessary is to recognise the various forms of distortion and why they occur.

No transmission line is perfect, even by sending current down the line some voltage drop will occur due to the resistive nature of the line, this in its most simplistic form is distortion. This is compounded when longer line lengths are used where the attenuation from source to destination can cause quite severe distortion. This places a limit on the line length even at low data rates. A typical cable of 24 SWG can have a series resistance of 80Ω per km, and so the line length will be limited to the order of 1200m (series resistance equals the line's characteristic impedance).

Other Effects

Other effects acting upon the transmission line are due to phase distortion introduced on the driver's transition edges. The high speed edges, necessary for high speed systems, have a high frequency harmonic content. The inductive and capacitive (and resistive) nature of the line introduces delay and distortion into these harmonics. This in turn reduces the clarity of the signal being sent down the line, thus increasing the probability of error.

This effect is normally measured using eye patterns which measure the jitter and distortion in the signal being sent down the line. It is this effect that causes the predominant reduction in data rate as the line length increases. Another limitation can be caused by incorrect termination of the line, causing reflections. These reflections can cause errors due to loss of timing information.




Figure 3 - Data Rate and Line Length Limitations

In conclusion, distortion and thus data integrity is a function of signal rise time and line attenuation. Signal rise time and attenuation are often quoted in manufactures data, and can be used to determine the line distortion.

RS-422/RS-485 Data Rate Definition

Another limitation of system performance are the speed limitations of the line driving elements themselves. No device, no matter what technology used, will have zero propagation delays and transition times. The trick is to ensure that any delay introduced by these devices is insignificant in comparison to the line propagation delay. To ensure the device does not introduce distortion, i.e. to maintain signal shape, it is good design practice to set a ratio between the unit interval, $t_{\rm b}$, and the transition rise time, $t_{\rm T}$. This limitation is often specified in the standard being used. For RS-422-A the ratio of $t_{\rm T}$ to $t_{\rm b}$ is 1:10, and for RS-485 1:3.

Note these calculations only give an indication of the drivers data rate capability, obviously the receivers propagation delay needs to be considered for the system data rate. Furthermore in multi channel systems the slowest driver and receiver in the system set the overall system data rate (see the differential ac specifications section following).




Figure 4 - RS-422/RS-485 Data Rate Definition

Many devices within the Texas Instruments range are specified for both RS-422 and RS-485 operation. The differing specifications of relating t_T to tb between the standards makes an understanding of data rate capability for RS-422 operation difficult to ascertain, since these devices are tested to the worst case conditions of the RS-485 specification. That is, the driver output is driven into a resistive load of 54Ω in parallel with a capacitive load of 50 pF.

An example of such a device is the SN75ALS176 which can be used for both RS-422 or RS-485.

Examples

1. SN75ALS176B has a differential-output transition time t_T of 10 ns(Max). Therefore; $t_b = 3.33 \times 10 \times 10^{-9} = 33.3$ ns giving a minimum theoretical frequency of 30 Mbps.

As the data sheet specifies a minimum $t_T = 5$ ns the maximum theoretical data rate could be as high as 60 Mbps.

Using the RS-422 data rate test for this devices does not give a clear picture as the standard requires a lighter load to be applied. However, laboratory test using the RS-422 load gives a t_T for the ALS176 of 7 ns (RS-485 load = 14 ns) indicating a RS-422 data rate of 14 Mbps.

2. SN75ALS194 has a differential-output transition time $t_T = 14$ ns(Max). Since this device is specified solely for RS-422 we can clearly calculate the minimum theoretical data rate.

Therefore; $t_b = 10 \times 14 \times 10^{-9} = 10 \times 14 \times 10^{-9}$ giving a minimum theoretical frequency of **7 Mbps**.

Again a more aggressive data rate could be achieved if the typical specified value for $t_T = 8$ ns was used. Giving a typical frequency of 12.5 Mbps.

Differential AC specifications

For multi channel systems, like SCSI, consideration of the drivers differential transition time is not sufficient to determine the systems data rate capability. More specifically the slowest driver/receiver within the system will usually set the limit.

Although much detail is contained within multi channel standards, such as the ANSI SCSI standard, concerning most aspects of the electrical interface, ac considerations are not. Many of these standards define the overall bus timing requirements but the budgeting of timing error contributions is left to the system designer.




Figure 5 - Differential AC specifications

When driving the line at high speeds the effects of the driver and receiver on the system become more apparent. The magnitude of the driver and receiver propagation delays relative to the unit interval increase, causing asymmetries in the edges. These asymmetries have three main effects;

- i. Decreased data rate capability
- ii. Decreased noise immunity
- iii. Increased risk of noise radiation

Figure 5 shows how these delays manifest themselves in a differential data transmission scheme.

A Discussion of Skew

There are many catagories of delay, termed skew, in a differential line system. This understanding is further complicated when you consider that a driver is really a single ended input to differential output converter, while the receiver is a differential input to single ended converter.

Skew measurements are either **propagational**, single ended (t_p), or **differential**, **single ended to differential** (t_{DD}).

Pulse Skew; $(t_{SK(P)})$

Propagational Pulse skew $(t_{SK(P)})$ is measured between the 50% level of the input pulse and the 50% level of the driver single ended output pulse (either A or B in the figure). Differential pulse skew is measured between the 50% level of the input pulse and the 50% level of the driver differential output pulse (A-B).

In the ideal situation where $t_{PHL} = t_{PLH}$ or $t_{DDH} = t_{DDL}$, pulse skew effectively displaces the signal on the line in time, and no signal distortion should occur - although these delays will need to be allowed for when synchronising data in multi channel systems. However if the rise and fall time delays are not the equal then the resultant differential signal may become distorted. Typically this distortion will cause the differential signal to flatten out around the receivers transition region, i.e. at the common mode voltage of the line. As a result the system will have a lower noise immunity and increased likelihood of RFI radiation.

Propagation pulse skew or differential pulse skew may be specified for either drivers or receivers. Normally propagation pulse skew is specified in older driver data sheets whilst differential pulse skew, a more meaningful measurement, is specified on more modern devices. For example Texas Instruments SN75ALS176B, best in the industry, has a pulse skew of 2 ns.


Although the figure shows differential pulse skew measurement, production testing is usually carried out as a propagation skew measurement. This is due to the difficulties in generating a true differential signal. This parameter is tested with one input tied at a reference voltage and the other toggled, giving a single ended propagation delay.

Skew Limit; t_{SK(LIM)}

Skew limit is the greater of either the difference between the maximum and minimum specified values of t_{PLH} (or t_{DDL}) or the difference between the maximum and minimum specified values of t_{PHL} (or t_{DDL}). In effect this is the maximum range that the driver or receiver delay time will vary over temperature, V_{CC} , and device-to-device. This is a particularly useful parameter for determining the data rates in multichannel bus systems, since it sets a limit on signal delays between channel to channel.

Output Skew; t_{SK(O)}

This is simply the delay between the t_{PLH} or t_{PHL} receiver output levels within a multi-channel system.



Defining the Minimum Unit Interval (UImin)

Figure 6 - Defining the Minimum Unit Interval (UImin)

Figure 6 shows the application of the skew limit test to a multi-channel system in order to calculate the maximum data rate capability, this is shown as equation 9. To maintain synchronisation and signal integrity there must be a minimum overlap between the signals on each channel. As a basic rule the skew limit must be no greater than 20% of the unit interval.

The calculations compare the data rate capability of the low power Schottky SN75176 to the advanced low power Schottky SN75ALS176,

SN75ALS176B High Speed Transceiver

Figure 7 (uses equation 9) to compare the data rates of various differential devices available from Texas Instruments. The fastest RS-485 compatible differential transceiver available today is the SN75ALS176B.




Figure 7 - Fastest Differential Transceiver

High Speed/Low Power Applications

The SN75ALS176 forms just part of a range of high performance single line driver/receiver options available for RS-422 and RS-485 applications. Some key benefits of this range are discussed in the following text.

The range of devices shown in the figure are all high speed low power monolithic integrated circuits, designed for bi-directional data communication on multi-point bus transmission lines. The SN65ALS176, SN75ALS176 series and TL3695 are single differential transceivers, while the SN65ALS180 and SN75ALS180 are a single differential driver/receiver pair.

All devices are designed for balanced transmission lines and meet EIA standards RS-422-A and RS-485, CCITT recommendations V.11 and X.27, and ISO 8482:1987(E).

The SN65ALS176, SN75ALS176 series and TL3695 combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5V power supply. The driver and receiver have active-high and active-low enables,

respectively, which can be externally connected together to function as a direction control. The driver's differential outputs and the receiver's differential inputs are connected internally to form a differential input/output (I/O) bus port that is designed to offer minimal loading to the bus whenever the driver is disabled, or VCC = 0V. This port features a wide positive and negative common-mode voltage range making the device ideal for party line applications. All devices are available in either 8-pin dual-in-line plastic (P) or 8-pin plastic small outline surface mount (D) packaging.




Figure 8 - For High Speed/Low Power Applications

The SN75ALS180 contains many of the same features listed above. However, the driver outputs and receiver inputs are not internally connected together but are brought outside the chip, offering a separate driver and receiver function. For this reason the SN65ALS180 and SN75ALS180 are housed in a 14-pin dual-in-line plastic and 14-pin small outline plastic packages. This arrangement makes the SN75ALS180 ideal for full duplex operation.

Product Differentiation

The SN75ALS176 series allows the designer to select between ac performance levels. The figure shows the maximum propagation delays and skew specification for the range. The SN75ALS176B offers the highest speed performance with a maximum

differential output delay time of $10 \pm ns$. With a minimum specified value of 5ns the device is capable of data rates in excess of 60 Mbps (as per RS-485 specification). Perhaps even more importantly, especially for high speed multi-channel applications (for example SCSI), is the low skew value, $t_{sk(LIM)}$. In this instance skew is specified as the difference between the maximum and minimum differential output delay times, t_{DD} . The SN75ALS176B has a minimum $t_{sk(LIM)}$ value of 5ns. This value is used to determine the delays in signals between channels in the system. The pulse skew, $t_{sk(P)}$, is specified as a minimum value of 2ns (see previous discussion of skew).

The TL3695 provides the same functionality as the 'ALS76 series of devices, but is aimed at lower performance lower cost systems.

Low Skew And EMI




Figure 9 - Low Skew Reduces EMI

Further justification for low skew designs is set out in the following paragraphs;

EMI Related to Differential Transmission Lines

Radiated emissions from electronic systems has been receiving more attention as mutual disturbances between electronic equipment increase and the subsequent need for EMC regulations becomes more apparent. This is compounded by the increased use of high clock rates and high currents which generate high frequency EMI. Applications placed on printed circuit boards are normally enclosed in a confined space making the problem easier to solve, but when transmitting data signals to the outside world through cables, increasing the total radiated emission by the system is difficult to avoid.

In large computer systems, Inter-unit cables within the system have been found to be responsible for much of the radiated emission. Further studies have revealed that the noise itself is a function of common mode current spikes, brought about by the skew between the outputs of clocked differential drivers. Significant improvements in system-wide emissions were seen in practice after replacing high skew driver devices with others those which had less skew.

The effect seen is not only related to large computer systems but is saleable to all systems using differential transmission lines. Differential drivers and receiver are designed to operate under conditions with high common mode signals. Low frequency common mode signals usually cause no problems, but high frequency common mode spikes cause EMI and in systems with inter-unit cabling an antenna is readily available increasing the radiated emission. Clearly, twisted pair cables used to interconnect boards within the same cabinet, or to establish data transmission between various equipment, using for example the popular standards RS-422-A or RS-485, are likely to radiate EMI if the driver's complementary outputs are not exactly symmetrical. This is true for the single differential line in an industrial system as well as for the many parallel differential lines used in a SCSI interface cable.

Low Skew Devices Reduce EMI

Ideally, a differential driver should not generate common mode signals due to the nature of the differential output and the twisted cable cancelling the common-mode currents but in practice, small differences between the complementary outputs occur which produce fast common mode pulses on the line.

The skew specification, specified as the propagation delay difference from the input of the differential driver to the driver's respective inverting and non-inverting outputs is a good measure for how much or how little radiation that can be expected from high frequency common mode signals during switching. However, a low skew specification on its own does not guarantee negligible common mode signals as the signals can still be non symmetrical due to different rising and falling wave forms. In such cases Significant current spikes can be measured on the line.

Use Fast Devices Even in Low Data Rate System

Even in systems where low data rates are used, EMI can still cause problems with EMC regulations. These problems are best solved by employing high speed devices usually having a significant lower skew than slower drivers.

Consequently, previous low-power schottky (LS) designs like, AM26LS31 or SN75176 will in general radiate more emissions than newer Advanced Low Power designs like SN75ALS192 and SN75ALS176 or even the new BiCMOS designs like AM26C31 and SN75LBC176. A measurement was made to demonstrate this effect comparing AM26LS31 with SN75ALS192. Evidently, the negligible common mode signals resulting from switching the SN75ALS192 are significantly smaller than the clearly visible common mode current spikes produced by the AM26LS31.

SN75ALS19x Series For RS-422

The well proven SN75ALS19x series of drivers and receivers for RS-422-A represents some of the best speed versus power consumption alternatives in the industry today for reliable balanced line transmission over short as well as long distances. The series has found wide use in telecommunication as well as in computer applications.




Figure 10 - SN75ALS19x Series For RS-422

ALS Technology Advantages

Impact is a trade mark of Texas Instruments

All ALS products employ Advanced Low-Power Schottky or ImpactTM processes. These have been derived from the digital processes and trimmed for linear applications requiring wide common mode voltage operation, tough protection and accurate receiver input threshold voltages. ALS technology provides combined improvements in die design, tooling production, and wafer fabrication, which in turn, provide lower power consumption and permit nuch higher data throughput than other designs - in short; speed without the usual power penalties. Standby current is typically reduced by 50% although switching speed has gone up by more than 30% compared with previous LS (Low Power Schottky) parts.

50% Lower Supply Current

The significant reduction in power consumption allows for a higher board packaging density and hence greater system integration without increasing temperature due to power dissipation. In addition, a lower operational temperature improves system reliability.

Lower power consumption also permits devices to operate in an extended temperature range (-55°C to +125°C) with fewer constraints.

30% Improvement in Data Throughput

Lower propagation delays and reduced skew, combined with lower standby power consumption, allows these devices to operate in excess of 20Mbps. For example; a SN75ALS192 quad driver is capable of transmitting data at 20Mbps (50% duty cycle) while only dissipating the same power as an AM26LS31A in standby mode. The maximum achievable data rate is usually determined by maximum power dissipation at the maximum operating temperature. Reference should be made to the data sheet's Dissipation Rating Table.

Reduced Skew

The SN75ALS19x series has been designed with minimum skew to improve symmetry, increase noise immunity and radiate less EMI (Electromagnetic Interference) caused by noncommon mode currents in the transmission cable. The high-speed dual driver, SN75ALS191 in an 8-pin package features a typical differential skew of 1.5ns (4ns maximum).

Products

A wide range of SN75ALS19x products are available as improved pin for pin replacements for industry standard devices.

The main difference between the quadruple drivers, SN75ALS192 and SN75ALS194, is related to their enabling configuration. SN75ALS192 has a common pin enabling all four drivers, whereas independent enabling schemes are possible for each pair of drivers in the SN75ALS194. Similarly, different enabling schemes distinguishes the quadruple receivers, SN75ALS193 and ALS195. The SN75ALS192 and SN75ALS193 form complementary devices as do the SN75ALS194 and SN75ALS195 devices. Using complementary drivers and receivers together should provide optimum performance.

The quadruple receivers, SN75ALS197 and ALS199 have relaxed input sensitivity specifications of ±300mV, compared to ±200mV for SN75ALS193 and ALS195. However, they are available in low cost D (surface mount) or N (DIL) packages and meets CCITT Recommendations V.10, V.11, X.26 and X.27.

AM26C31/32Low Power for RS-422

Improvements in Power Consumption and Speed

Industry has long been aware of the advantages gained from using the quadruple driver AM26LS31 and the accompanying quadruple receiver AM26LS32 for RS-422 type applications. However the old low power schottky (LS) process is no longer capable of keeping pace with today's demands for high speed and low power. The AM26C31 are AM26C32 are modern upgrades, fabricated using a low power BiCMOS process.




Figure 11 - AM26C31/32....Old Name New Benefits

These devices find applications where high speed and low skew are crucial, for example in disk drive and Telecommunication applications. One particular application which would benefit from the low power consumption will be the Central Office Exchange, where due to the shear number of devices used, power consumption becomes a critical issue -especially when the rest of the system is implemented in low power CMOS.

The figure shows some key benefits of these new designs and compares the power consumption and propagation delay against industry standard devices. It can easily be seen that the BiCMOS devices not only exhibit a dramatic reduction in power consumption, from 80 mA to 2 mA, but there is also an improvement in ac performance. The AM26C31 driver has a lower propagation delay than any of the devices shown in the graph.

Description

Both the AM26C31 and AM26C32 have been manufactured using a BiCMOS technology which is a combination of bipolar and CMOS transistors. This process provides the high voltage/current drive of bipolar with the low quiescent power consumption of CMOS. The graphs in the figure show that the power consumption of

the AM26C32 receiver is reduced to approximately one-fifth of the standard LS part. The AM26C31 is a quadruple complementary-output line driver designed to satisfy the requirements of EIA RS-422-A and CCITT recommendation V.11. The three-state outputs have a high-current drive capability for driving balanced lines such as twisted-pair or parallel-wire transmission lines, and they provide a high impedance state in the power-off condition. The enable function is common to all four drivers and offers the

The AM26C32 is a quadruple line receiver for balanced and unbalanced digital data transmission. Conformance to the EIA standards RS-422-A and RS-423-A and CCITT recommendation V.11 is guaranteed. The enable function is common to all receivers and offers a choice of either active-high or active-low inputs. Three-state outputs permit connection to a digital data bus. Fail safe circuitry design on the receiver input side ensures that the outputs will remain in a high state even if the inputs are left open. This reduces the chances of incorrect data interpretation.

Hard Wired Fail Safe For RS-485

choice of active-high or active-low enable input.

The feature of fail safe protection is also a requirement in many RS-485 applications, however its usefulness needs to be considered and understood at an application level.




Figure 12 - RS-485 Hard Wired Fail Safe

The need For Fail Safe Protection

In any party line interface system, with multiple driver/receivers, there will be long periods of time when the driving devices are in-active. This state known as line idle occurs when the drivers place their outputs into a high impedance state. During line idle, the voltage along the line is left floating, i.e. indeterminate - neither logic high or logic low. As a result the receiver could be falsely triggered into either a logic high or a low logic state, depending upon the presence of noise and the polarity of the floating lines. This is obviously undesirable as the circuitry following the receiver could interpret this as valid information. The receiver should be able to detect such a situation and place its outputs into a known, and pre-determined state. The name given to methods which ensure this condition is called fail safe. An Additional feature which a fail safe should provide is to protect the receiver from shorted line conditions which can again cause erroneous processing of data and/or receiver damage.

There are several ways implement a fail safe, including a hard-wired fail safe using line bias resistors or protocols. Protocols, although complicated to implement, are the preferred method and are discussed in more detail following this section. However since most system designers, hardware designers in this case, prefer to implement such functions in hardware a hard-wired fail safe is often implemented.

A hard wired fail safe should provide a defined voltage across the receiver's input whether or not the line is shorted to either supply rail or is left open circuited. The fail safe should also be incorporated into the line termination network when at the extremes of the line.

Internal Fail safe

Manufacturers have gone part way to facilitating fail-safe design by including some form of open line fail†safe circuitry within the integrated circuits. Unfortunately, due to power consumption constraints, the extra circuitry has proved little use. The extra circuitry is quite often just a large pull-up resistor on the non-inverting receiver input, and a large pull-down resistor on the inverting input of the receiver. These resistors are normally in the range of $100k\Omega$, and so when used in conjunction with line termination resistors to form a potential divider, only a few milli volts are generated. As a result this voltage (receiver threshold voltage) is insufficient to switch the receiver. In effect, to use these internal resistors no line termination resistors can be used, which reduces the allowed reliable data rate enormously.

External Fail safe-Open Line Conditions

A more reliable way of offering open line fail safe is to use external pull-up and pull-down resistors. There two basic ways of doing this; one way is to polarise the line with the pull-up/pull-down resistors and use these resistors to match the line impedance. Another way is to use larger polarising resistors while using an extra resistor to terminate the line. The first idea has one advantage in that it provides a low impedance path to an ac. ground, so that any currents induced on to the line have a low impedance path to ground. However a problem is encountered with this method because the driver output now has to drive very much lower impedance's. If the driver output current capability is poor the device could easily go into output short circuit current limit. The second way, although requiring an extra resistor will not load the driver's output to such an excess.

Placing external pull-up and pull-down resistors R1 on the non-inverting and inverting inputs of the receiver will produce open circuit fail safe. Terminating the transmission line with its characteristic impedance, Zo , produces a potential divider between 2R1 and Zo.

The voltage formed across the line, Voc, equals

$$Voc = Vcc * \frac{Z_0}{2R_1 + Z_0}$$

Devices meeting the RS-485 receiver threshold voltage specifications require Voc to be greater than 200mV . From this the relationship of R1 to Zo can be derived:-

$$R_1 = Z_0 * \frac{1}{2} * \frac{V_{cc} - V_{oc}}{V_{oc}}$$

With $V_{cc} = 5V$, $V_{oc} = 200 \text{mV}$ and $Z_0 = 100 \Omega$, yields $R_1 = 1.2 \text{k}\Omega$.

Biasing the receiver in this way will only provide open line fail safe, it will not provide shorted line fail safe. However, when using transceivers it is not possible to provide shorted line fail safe configurations, this is a result of the driver and receiver sharing the same I.C. pins. Hence for devices like the SN75ALS176 this open line configuration the optimum fail safe available.

External Fail safe-Shorted Line Conditions

To implement protection from the shorted line condition, further resistors are required. When the line is shorted the transmission line's impedance goes to zero and the termination resistors will also be shorted. Putting extra resistors in series with the

input to the receiver can provide shorted line fail safe protection.

The extra resistors, R3 in the figure, can only be added when using devices with separate driver outputs and receiver inputs. So internally wired transceivers cannot be used to offer shorted line fail safe. If this form of protection is required then a device such as the SN75ALS180, with its separate driver outputs and receiver inputs, should be used. If a transceiver type device was used then the extra resistors R3 would cause extra attenuation of the output signal. The ALS180 will have its driver outputs fed directly to the line, bypassing resistors R3.

Calculating the Resistor Values

If the line became shorted then R2 would be removed leaving a voltage across the receiver inputs of:-

$$V_{rx} = V_{cc} \times R_3/(R_1 + R_3)$$
 (a).

For RS-485 and 422A applications the standard specifies Vrx to be greater than 200mV. So Vrx = Vth = 200mV. Using this figure, along with the minimum permissible supply voltage for the devices gives a relationship between R1 and R3. When the line goes into a high impedance state the receiver will see the two R3 in series with R2 plus the two R1's pulling up and down on either input. The receiver input voltage will now be:

$$V_{rx} = V_{cc} x (R_2 + 2R_3)/(2R_1 + R_2 + 2R_3)$$
 (b).

Relating this new Vrx to the minimum specified in the standard, V_{th}, gives:

$$R_{1} = \frac{1}{2}R_{2} \times [\{(V_{cc} - a \ V_{th})(V_{cc} - V_{th})\}/\{(a - 1) \ V_{th} \ V_{cc}\}]$$

$$R_{3} = R_{2} \times (V_{cc} - V_{th})/V_{th}$$

The transmission line will see an effective line termination resistance of R2 in parallel with twice the sum of R1 and R3. This should match the transmission line's characteristic impedance, Zo, therefore

Zo =
$$2R_2x \frac{R_1 + R_3}{2R_1 + R_2 + 2R_3}$$
 (c)

Combining equations (a), (b) and (c) yields the following equations for R_1 , R_2 and R_3 :-

$$R_{1} = \frac{\frac{1}{2} Zo}{x} \frac{x}{\frac{(V_{cc} - V_{th})^{2}}{(a - 1) V_{th} V_{cc}}}$$

$$R_{2} = Zo \qquad x \qquad \frac{\frac{V_{cc} - V_{th}}{V_{cc}^{-a} V_{th}}}{\frac{V_{cc} - aV_{th}}{a - 1 V_{th}}}$$

$$R_{3} = \frac{\frac{1}{2} Zo}{x} \frac{V_{cc} - V_{th}}{\frac{a - 1 V_{th}}{a}}$$

In this application assuming the supply voltage is 4.5 V and Vth = 200 mV with an a value a of 1.5 and driving a line with characteristic impedance of 120 Ω yields the following values:-

$$R1$$
 = 2.2k Ω
 $R2$ = 120 Ω
 $R3$ = 110 Ω

The values of R1, R2, and $\,$ R3 only apply for receivers at the extreme of the line; if there are more receivers on the line then fail safe can be accomplished by multiplying the values of R1 and R3 by half of the number of receivers on the line. This is done by assuming the input stages of all the receivers are the same, all R1 resistors are the same, and that all R3 resistors are the same. Since all of R1 and all of R3 resistors will be in parallel, their overall resistance will be divided by half the number of receivers. If there is a large number of receivers on the line there is a danger of R3 becoming too large and forming a large potential divider with the input resistance of the receiver, normally around $18k\ \Omega$.

Use of Protocols- Synchronous Serial Communication




Figure 13 - Use of Protocols- Synchronous Serial Communication

The use of line terminations to effect a fail safe is not a recommended practice. The recommended practice is to use software protocols. Protocols come in many forms (two of which are explained below) and provide a set of rules which define the meaning and order in which data should be sent. In particular, they can be used to provide a fail safe feature and be used to avoid contention. Contention occurs when several drivers try to address the link at the same time. This can lead to high current sinking or souring leading to excessive thermal dissipation in the drivers. Fail safe is ensured by allowing the receiving station to respond to valid data only., This is achieved by sending a preamble before each data packet. The preamble consists of a pre-determined pattern of bits, which signals to the receiver that valid data is about to follow. Anything other than this preamble should be ignored by the receiver.

Party Line Protocol Formats

Party line applications use either half duplex or full duplex transmission. Half duplex's transmission mode is where two terminals (a driver and receiver) can communicate with each other bi-directionally over the same link, but they cannot transmit simultaneously. A party line transmission line format can be achieved using half duplex by multiplexing between a number of driver/receiver pairs. Full duplex communications involves the simultaneous, two way flow of data from driver / receiver pairs.

A communication line used in a multiplexed operation such as the half duplex party line system reduces wiring costs when compared to the simplex operation (simplex one driver for one receiver). Only one line is needed to implement the communication system, though control of the multiplexing does require complex protocol or handshaking circuits.

A typical (simplified) protocol sequence would contain the following elements;

- i) Driver requests access to communication link (bus)
- ii) Link controller responds to request and gives go ahead when bus is free
- iii) Driver gains bus master ship and sends data which is preceded by a destination code
- iv) Receiver sends an acknowledgement
- v) Driver receives confirmation, and releases the bus

Synchronisation

Some form of synchronisation is necessary for the receiver to determine the start and finish of the received bits. Two schemes, with many variations, are adopted; **Asynchronous** and **synchronous**. Asynchronisation, or start-stop bit communication, uses a system where characters are sent one at a time, without necessarily having any fixed time relationship between each other. In such a case the driver sends start bits followed by the information field, followed by one or more stop bits. This informs the receiver that information data will follow the start bit and will end prior to the stop bit. The data is usually broken into small groups of 8-bits, one byte, which is proceeded with a start bit and concluded with a stop bit. This is one of the schemes employed by EIA-232.

Synchronous transmission is used to transmit complete blocks of data at one time. In synchronous transmission the duration of each bit is the same. With all characters being the same length the receiver only has to identify the first character and then clock the others in at a predetermine rate.

Serial synchronous communication uses a similar scheme and either embeds the timing information in the data or provides a separate clock signal. However the bit stream still has to be divided up into the individual characters. There are two main methods of achieving character synchronisation: **Byte synchronisation** and **bit synchronisation**.

Byte synchronisation, one of the first synchronous methods to be introduced is best known by IBM's bisync and monosync. Synchronisation is achieved by using special SYNC characters which are transmitted in between data packets. The receiver continually monitors this transmission and uses it to synchronise itself. After receiving one (monosync) or two (bisync) sync pulses the receiver is said two be in the synchronised mode and is ready to receive data. Synchronisation is ensured by resending the sync bits every few hundred characters, for this reason data is grouped together in frames or packets which start with sync characters. Each frame is 8-bits long

The bisync protocol also defines a structure for a frame that includes control information and error checking capability. The figure shows the basic frame structure with the sync characters followed by the header field. SOH identifies the beginning of the header block. The header field is user defined and generally contains control specific information such as rest data link, message numbering priority ..etc. Start of text, STX, identifies the end of the header field and defines the beginning of the text field. The text or data field contains application specific information which must be sent to the application controller intact. ETX signals, end of text, and CRC1 and CRC2 are used as cyclic redundancy check bits. Notice that STX, ETX etc.. are the standard ASCII control codes. Bysync is essentially a half duplex system because each frame requires an acknowledge from the receiver before commencing with the next frame. Obviously sending acknowledging codes back and forth reduces the data rate, and to overcome this bit synchronisation was developed.

SDLC (synchronous data link control), again made popular through IBM, was one of the first bit synchronisation protocols available. The CCITT also adapted this standard for their high level data link (HDLC) protocol. Both are very similar to the CCITT X25 layer 2 packet switching local area networking standard. Initially bit sync looks very similar to byte sync, i.e. during data null periods sync pulses are sent over the link to synchronise the receiver and driver. However after the sync period the data may be grouped in any number of bits. Byte-sync systems are restricted to 8-bit packets. In SDLC and HDLC, messages are formatted into frames with each frame being divided into fields. The start flag is the sync data while the address field contains the destination address to select the required receivers. The control field can be configured as either an information field or supervisory field. The information field, which is the usual format, contains status information on the number of frames sent or received. Data field follows and contains application specific code. The supervisory or management frame is used to acknowledge successful receipt of data. CRC is used for error checking and flag is the next sync signal.

Party Line Considerations

The following points should be considered for correct party line operation;

- Each driver must have a three-state logic capability, two logic states and a high impedance mode. Also at any one instance it is likely that all drivers could be in the high impedance state, thus leaving the bus floating. A receiver should be able to detect this situation and protect against any spurious information - fail safe design.
- Receivers may oscillate if left unconnected, which might affect other used receivers in the same package. Therefore it is recommended that all unused receiver inputs should be tied to defined logic states.

Input Protection In Noisy Environments

In addition to fail safe protection, applications often require protection against excessive noise voltages.




Figure 14 - Input Protection In Noisy Environments

Often when sending data over long distances or in electrically hostile environments, i.e. factory automation, the noise immunity afforded by the differential transmission scheme, and in particular the wide common mode voltage range of RS-485 is insufficient. This figure shows how external diodes offer transient spike protection for the SN75ALS176 RS-485 transceiver.

 R_T is the usual termination resistance and is equivalent in value to the characteristic impedance of the line. Positive Temperature Coefficient resistors, R_1 and R_2 , provide current limiters for the diode chain. Provided their ambient temperature resistance is kept below 50Ω they will be transparent during normal usage and will not alter the termination value or attenuate the driver output voltage.

Z1 and Z2 are chosen to protect the input from positive spikes greater than 12 V whilst Z3 and Z4 protect the device from negative going spikes greater than -6.8 V.

Calculation of Termination Resistance

The previous examples show the use of terminating resistors, the following text explains how to calculate this value..

To give better performance the transmission line needs to be terminated by a resistor of a value close to its characteristic impedance. One question that immediately arises is the value of terminating resistance required if the line is loaded by other receivers. More specifically, does the receiver's input impedance have any effect?, especially when many receivers may grouped together at the far end of the line. The following text sets out to prove that for the majority of applications the loading effect of receiver stations can be ignored and as a rule of thumb (working approximation) the value of $R_{\rm T}$ should equal the characteristic impedance of the line.

In fact, the characteristic impedance varies very little with respect to the physical dimension of the cable. For example a wire over-ground transmission line with a wire diameter equal to the diameter of an electron and a height above the ground plane of 500,000Tm (50 light years) has a characteristic impedance, Z_{Ω} , of 300Ω .

Each input of the receivers has a nominal input impedance of 18 k Ω feeding into a diode-transistor- resistor biasing network, this is equivalent to an 18 k Ω input resistor tied to a common mode voltage source of 2.4 V. -It is this configuration which provides the large common range of the receiver required for RS-485 systems.

Due to the fact that the each input is biased to 2.4V, the normal common-mode voltage of balanced RS-485 systems, the 18k W resistors on the inputs can be taken as being in series across the input of each individual receiver.

If thirty such receivers are placed close together at the end of the line, they will tend to react as thirty 36 kW resistors in parallel with the termination resistor. This overall

effective resistance will need to be close to the characteristic impedance of the line.

The effective parallel receiver resistance, Rp, will therefore be equivalent to;

$$R_p = 36 \times 10^3 / 30 = 1200 \Omega$$
.

While the termination resistor, RT, used will be equal to;

$$R_T = R_O / [1-R_O/R_P]$$
.

Thus for a line with a characteristic impedance of 100Ω , the termination resistor $R_{\mbox{\scriptsize T}}$ should be:

$$R_T = 100 / [1 - 100 / 1200] = 110 \Omega$$

Since this calculated value is within 10% of the line characteristic impedance the value chosen for the line termination resistor, R_T , will normally be equal to the characteristic impedance, Z_0 .

Methods of Connection




Figure 15 - Methods of Connection 1

As well as line termination the way in which stations are connected to the line needs careful consideration. Furthermore the position of the line termination resistor and device positioning must be considered. There are two basic methods of connection;

i. The star connection

ii. The daisy chain connection

Considering the star connection, the transition edge from the driver will be loaded by a group of separate transmission lines, rather than one. Each transmission line boundary will cause a change in impedance resulting in reflections.

Another situation to avoid is the termination of multiple stations, since this could excessively load the driver. Termination at the extreme ends for RS-485 (half duplex) and far end only for RS-422 is recommended. Normally stubs (taps of the main line) should be kept as short as possible so not to appear as transmission lines themselves. The recommended method is to use the daisy chain, a configuration where the transmission line continues from one receiver to the next and only the last receiver on the chain is terminated. This means that the transmission line and hence the driver will see one continuous transmission line with only one termination resistor. Each tap-off will in effect be a stub, but in this case they will not be all grouped together and will be kept very short to reduce their effect.




Figure 16 - Methods Of Connection 2

The figure shown further confirms the need to keep stub lengths short and the use of correct termination techniques by comparing the effect on signal quality for the daisy chain and star method of connection.

In both instances exactly the same application scenario was used as was the same cable specification. The cable used was a flat ribbon cable with parallel copper wire conforming to U.L. specification 2651. Connections were made as shown in the previous figure and the total cable length from source to destination was 2 m.

Calculation of Stub Length

In the earlier section a rule of thumb was developed which stated that if signal distortion is to be avoided, all connections to the main line must be kept as short as possible. Distortion in this context could be both amplitude and phase distortion leading to reflections amongst other undesirable factors.




Figure 17 - Calculation of Stub Length

These connections are usually termed stubs. A stub is a connection to the transmission line from either a driver or a receiver. However, even when short in comparison to the length of the main transmission line it too could exhibit transmission line effects. Any connection to the line will cause an impedance discontinuity, leading to reflection

at the stub/transmission line boundary.

To minimise these effects the stub should be kept as short as possible, so that the stub is seen as a lumped (non transmission line) rather than a distributed (transmission line) load to the line.

How Short is Short?

It has been described earlier that a pair of cables will act as a transmission line if the round trip propagation delay, tpd ,is more than 5 times the transition times of the driver, t_T . The converse is true if the line is not to operate as a transmission line but as a lumped parameter model. This forms the basis of the stub length calculation given below.

The figure shows a calculation for determining the maximum length of the stub. The rule of thumb states that the transition time of the pulse sent down the line should take ten times the time taken for the pulse to propagate to the end of the stub. As a resulting any reflections will be incorporated into the transition edge.

From this basis, the length of a stub can be calculated using the cable and driver parameters.

The pulse speed down the line, U, equals the reciprocal of the product of the line impedance and line capacitance, both of which are normally specified for the cables used.

The propagation delay down the stub should be at the most one tenth of the transition time of the pulse. These facts can be brought together to give the length of the stub, ls, as:

$$l_s = t_{TD}/(10)$$

Using the SN75ALS180 and its transition time of 13ns, a cable with a characteristic impedance of 78Ω and line capacitance of 65pF, gives a maximum stub length of 254 mm or ten inches.

The main effect in this case will be a slight increase in the capacitance loading of the line

The Unit Load Concept

One final consideration needed to implement a digital data link is the number of driver / receiver elements that can be connected to the line. This is now discussed:

The maximum number of drivers and receivers that can be placed on a single communication bus depends upon their loading characteristics relative to the definition of a unit load (U.L). RS-485 recommends a maximum of 32 unit loads per line.

One U.L (at worst case) is defined as a load that allows 1 mA of current under a

maximum common-mode voltage stress of 12 V . The loads may consist of drivers and/or receivers but does not include the termination resistors, which may present additional loads as low as 60Ω total.

The first example shows a unit load calculation for the dual SN751178 driver/receiver which offers a unit load value of 1.1 U.L meaning 29 such devices could be connected on one line. In the second example the TL3695 transceiver is used. Since this device is internally connected as a transceiver, i.e. driver output and receiver input connected to the same bus, it is difficult to obtain separate driver leakage and receiver input currents. For this calculation reference is made to the receiver input resistance, $18k\Omega$, giving a transceiver current of 0.6mA. This can be taken to represent 0.6 U.L. which will allow up to 47 devices to be connected to the line.

Obviously it may be possible to connect more devices than the RS-485 recommendation, but this is at the designers risk.

The graph in the top right corner of the figure is used to define the boundaries of the unit load, and works by superimposing the voltage and current characteristics of the load upon a reference trace. A line from - 3 V is drawn at a tangent to intercept receiver input current at the 12 V point. Similarly, a line is drawn from -7 to intercept the driver leakage current at the 5 V point. The currents indicated at - 7 V and -12 V are then compared to the currents specified by the standard. The larger of the two voltage to current ratios forms the unit load value.




Figure 18 - The Unit Load Concept

The electrical characteristics should not show any negative resistance otherwise instability and spurious oscillations could occur.

Total Load Characteristic Limits (RS-422)

In RS-422 the dc load characteristics is specified much more simply;

The total load including multiple receivers, fail safe circuitry, and cable termination shall have a resistance greater than 90Ω between its input points (A and B), i.e. across the line, or when the cable is left un-terminated the resistance shall be greater than 400 Ω , and shall not require a differential input voltage of more than 200 mV for all receivers to assume the intended binary state.

Of the many application areas for data transmission perhaps one of the most demanding in terms of robustness is that of process automation.

Process Control Application

In the previous sections the need for line termination, receiver fail safe and noise protection was highlighted. All these elements can be found in an industrial process control and data collection application, which is shown in the figure.




Figure 19 - Process Control Application

The need For Galvanic Isolation

The capability of meeting toughened noise legislation is a key requirement for many new end products and applications. Computer and industrial serial interfacing are areas where noise can seriously affect the integrity of data transfer, and a proven route to improved noise performance for any interface system is galvanic isolation.

Such isolation in data communication systems is achieved without direct galvanic connection or wires between drivers and receivers. Magnetic linkage from transformers provide the power for the system, and optical linkage provides the data connection. Galvanic isolation removes the ground loop currents from data lines and hence the impressed noise voltages which affect the signal are also eliminated. Common mode noise effects can be completely removed and many forms of radiated noise can be reduced to negligible limits using this technique.

Taking a more practical view of where problems are likely to occur when using a galvanic interface, can be found in the industrial environment. For example consider the case when the interface node, shown in the figure, connects between a data logger and a host computer via the RS-485 link. When an adjacent electric motor is started up, a momentary difference in ground potentials at the data logger and the computer

may occur due to a surge in current. If no isolation scheme is employed for the data communication path, data may be lost during the surge interval and in the worst case damage to the computer could occur.

Circuit Description

The schematic shown forms an interface, one node, for a "distributed controlling, regulation and supervision (DCRS) system". Such a scheme could be used in a 'Field bus' type application. Transmission takes place via a 2-wire bus, formed by a twisted-pair, shielded cable connected in a ring circuit. Other nodes, master or slaves, may be distributed along the bus in an arbitrary fashion and may be separated hundreds of metres in distance.

The bus driver used is the SN75LBC176, chosen for its low power consumption and high data rate capability. Low power is crucial in this type of application since many remote outstations will either be battery operated or require battery back-up capability.

Transceiver protection circuitry is formed by Z1,Z2,Z3 and Z4 along with current limiters PTC1 and PTC2 (see previous example). Line termination is formed by a combination of R_T , R_1 and R_2 . The values of which can be calculated as follows;

$$R_1 = R_2 < 0.5 \text{ x Z}_{O} \text{ x } [1 + V_{CC}/V_{TH}]$$

and

$$R_T = Z_O [1 + V_{TH}/V_{CC}]$$

Using a cable with a characteristic impedance of $Z_O=120~\Omega$ and a desired V_{TH} of 200 mV, requires $R_1=R_2$ to be around 1.6 k Ω in value. The terminating resistor, R_T would be in the order of 124 Ω .

The inclusion of $R_1 = R_2$, provides a receiver fail safe to open line conditions by biasing the polarity of the line to a logic '1' under line idle conditions. The values of $R_1 = R_2$ are best kept as low as possible to increase the noise rejection when the line is left floating, but they will place some loading onto the driver.

Galvanic isolation is afforded by means of three optocouplers/opto isolators. The HCPL2601 is chosen for its high data rate capability, $t_p = 75$ ns (max), and its high voltage isolation.

The HCPL2601 is designed for use in high speed digital interfacing applications that require high voltage isolation between the input and output. Its use is highly recommended in extremely high ground noise and induced noise environments.

The HCPL2601 consists of a GaAsP light emitting diode and integrated light detector, composed of a photo diode, a high gain amplifier and a Schottky clamped open collector output transistor. An input diode forward current of 5mA will switch the output transistor low, providing an on state drive current of 13mA (eight 1.6mA TTL loads). A TTL input is provided for applications that require output transistor gating.

Housed in a single 8-pin dual-in-line plastic package the HCPL2601 is characterised for operation over the temperature range of 0° C to 70° C. The internal Faraday shield provides a guaranteed common mode transient immunity of $1000V/\mu s$.

A 0.1 μF capacitor has been connected between VCC and ground to improve switching performance.

SN75LBC176 - Ultra Low Power

The SN75LBC176 has the lowest power consumption in the industry; 1 mW vs 2.5 mW offered by the nearest low power competitor. The ac performance is also significantly better; T_{DD} of 25ns(max) vs 60 ns (max).




Figure 20 - SN75LBC176; Ultra Low Power

Improve MTBF

Although not representing the most glamorous end of the semiconductor design spectrum, reliable line interface circuits are crucial if the overall system mean time between failure (MTBF) is to be minimised. System designers have long been aware that often the week link in ensuing system reliability has been line interface circuits. This vulnerability is due in part to the circuits close proximity to the outside world via the edge connector. Consequently interface circuits are particularly susceptible to failure from high external voltages caused by noise, ESD or incorrect insertion of cables. For this reason the technology of choice for many Texas Instruments emerging interface products is LinBiCMOS.

LinBiCMOS, the Technology of Choice

LinBiCMOS is based on TI's highly successful LinCMOS process. LinCMOS is a 3 µm pure CMOS technology with 16 V capability, making it ideal for the design of low power analog products such as op-amps and analog-to-digital convertors (many examples of which are discussed elsewhere in this book). By shrinking the geometries to 2µm and adding a high performance 30 V bipolar structure, a new analog merged bipolar/CMOS technology has been produced.

Probably LinBiCMOS's greatest attribute is its modularity. When generating a new technology it is difficult to achieve a balance between performance and cost, as many "nice to have"features can make a process too expensive to address a wide range of opportunities.

By making LinBiCMOS modular, only the process modules needed to address a particular application need be used, making it very cost effective. Modules available for LinBiCMOS include high speed NPNs (with an f_T of 3GHz compared with 500MHz for the standard transistor), double level metal for better logic integration and current handling, isolated high value polysilicon resistors and schottky diodes for clamping.

The Applications

With its high voltage capability and excellent switching speed LinBiCMOS is ideal to address standards such as EIA-232 and RS485. For example the RS485 standard, demands that driver output can be shorted to +12V and -7V without damage. this is particularly difficult to implement as RS485 devices are designed to operate from a single 5 V supply, meaning that parts of the chip must be designed to operate well outside its supply rails. Further more the "party line" nature of the standard requires devices that must be able to withstand contention (multiple drivers accessing the bus

simultaneous) without failure. For this reason short circuit protection and thermal shutdown are built into the chip.

The Device

The SN75LBC176 and it's extended temperature range version (-40°C to 85°C) the SN65LBC176 are high speed and low power monolithic integrated circuits designed for bidirectional data communications on multipoint bus transmission lines. Both devices fully meet the EIA (Electronics Industries Association) RS-422 and RS-485 specifications. the devices contain a single transceiver with complementary driver and receiver enable schemes and is housed in a single 8-pin package.

Using the LinBiCMOS process allows the SN75LBC176 to achieve a power supply consumption of just 1 mW (200mA at 5 V) when in the passive state. Furthermore this is achieved without the usual speed penalties; the SN75LBC176 has a driver output rise time (T_{DD}) of just 25 ns, making data rates of 5 Mbps possible.

This combination of low power and high speed is particularly relevant to todays demanding applications requiring multiple channel operation such as the small computer interface (SCSI) or telecommunication applications.




Figure 21 - Synchronised RS-485 with handshake

Synchronised RS-485 with handshake

Boost the Data Rate

Most RS-485 systems operate with a single twisted pair as the data transmission medium limiting the data transfer to asynchronous mode. In addition, the single line must also transfer receiver address, start and stop bits and a preamble to enable the receiver logic to distinguish between data or rubbish on an idle line. These additional transferred bits impact the speed of operation on the data line.

Alternatively, synchronised data transfer can be implemented by adding an additional sync. clock line as shown on the figure, and can be further complemented with the addition of a couple of handshake lines. The overall transfer of the "real data" can be significantly speeded up, as most of the control bits used in asynchronous mode will be eliminated from the data path.

Specifically, synchronous data transfer benefits from applications where complete blocks of data can be transferred because the usual requirement in asynchronous transfer for breaking the data down in small groups of 8-bits (proceeded with a start bit and concluded with a stop bit) is eliminated.

Several terminals or station can be connected to this synchronised RS-485 system. The number of stations is only limited by the usual rules for RS-485. Daisy-chain connection between terminals is required unless each terminal is connected to the main data path via a short stub as the shown for terminal number N - 1.

Why use the SN75ALS1177 and SN75ALS1178?

The SN75ALS1177 contains two drivers and two receivers in a single 16-pin package. Each pair of drivers and receivers has a common enable line. Upon transmission, both the data and sync. clock drivers are enabled allowing synchronous transfer of data. When shifting to receiver mode, both drivers are disabled, and the two receivers are enabled simultaneously. Due to the complementary enabling schemes for drivers and receivers (logic 1 enables the drivers but disables the receivers, and logic 0 the opposite), it is possible to connect both driver and receiver enable signals to the same control output. This reduces the number of I/O's required.

The SN75ALS1178 also contains two drivers and two receivers in a 16-pin package, but offers a different enabling pattern. The two receivers are always active and listen continuously to the handshake lines as necessary. However, the two drivers can be independently enabled as required by a handshaking scheme.

In summary, the SN75ALS1177 and SN7ALS1178 offer a simple but versatile solution

synchronous transfer of data at high speeds. Their configuration as two driver/receiver pairs adds to the effectiveness of the application

New Product Releases

1991 saw the release of several new ALS designs. Targeted towards industrial and telecommunication applications these new ALS devices offer both speed and power improvements over their existing LS counterparts. The figure shows clearly the performance advantage gained by switching to ALS designs.




Figure 22 - New RS-485 Releases

Use of Repeaters

The major advantage of RS-485 is that it permits multiple drivers and receivers to operate over a 2-wire bus, thus setting up a party-line architecture. When such a data communication bus system is transmitting data over lines as long hundreds of meters or even thousands of metres, attenuation is often experienced between a driver at one end and a receiver in the other end (over long distances the cable's resistance does have an effect). Such systems can benefit from the use of signal restoration by means of bus

repeaters.

Similarly, when more than 32 unit loads are connected to a bus, requirements for additional buffering arise. A bus repeater has in this function a different role from restoring the original signal namely to drive another 32 unit loads.

Repeater Solutions

Bus repeaters in data communication systems receives degraded signals from the transmission line, squares up the pulses, and re-transmits the signals onto the line to the receiving station. Because the original transmitted signal is restored (squared up), the communication system becomes less susceptible to noise and other types of interference on the lines.




Figure 23 - Use of Repeaters

The shown "use of repeaters" application for bi-directional control of an RS-485 bus with long transmission lines is implemented with a bi-directional repeater station. Two types of repeaters are available: One version is enabled by a logic 1 control signal and the other by a logic 0. Thus, without any glue logic you can design a fully bi-directional repeater station that restores signals from both directions on a line

Enabling and disabling of the repeater drivers and receivers and thereby the data direction is controlled by the host micro-controller. In data communication systems

where no host CPU controls the data direction, intelligence needs to build into the repeater station to maintain system control. This allows also for independent communication on each side of the repeater station providing additional flexibility and faster overall data exchange.

Recommended Products

Dedicated products designed specifically for repeater purposes are the SN75177B and SN75178B. Employing these repeater devices in simple repeater stations as the shown, completely eliminates the need for any glue logic due to their enabling scheme.

RS422 and RS485

Section 3 Data Sheets

3-2

MARCH 1991


- Meets EIA Standard RS-422-A and CCITT Recommendation V.11
- Low Power, I_{CC} = 100 μA Typ
- Operates From a Single 5-V Supply
- High Speed, tpLH = tpHL = 7 ns Typ
- Low Pulse Distortion (t_{sk(p)} = 0.5 ns Typ)
- High Output Impedance in Power-Off Conditions
- Improved Replacement for AM26LS31

description

The AM26C31C and AM26C311 are quadruple complementary-output line drivers designed to meet the requirements of EIA Standard RS-422-A and CCITT V.11. The 3-state outputs have high-current capability for driving balanced lines such as twisted-pair or parallel-wire transmission lines, and they provide a high-impedance state in the power-off condition. The enable function is common to all four drivers and offers the choice of an active-high or active-low enable input. BiCMOS circuitry reduces power consumption without sacrificing speed.

The AM26C31C is characterized for operation from 0°C to 70°C and the AM26C311 is characterized for operation from -40°C to 85°C.

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


D OR N PACKAGE

FUNCTION TABLE (EACH DRIVER)

INPUT	ENABLES		OUTPUTS		
А	G	Ğ	Y	Z	
н	н	×	н	L	
L	н	×	L	н	
) н	×	L	н	L	
L	X	L	L	н	
×	L	Н	Z	Z	

- H = high level
- L = low level
- X = irrelevant
- Z = high impedance (off)

logic diagram (positive logic)



AM26C31C, AM26C31I QUADRUPLE DIFFERENTIAL LINE DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC} (see Note 1)
Input voltage range, V ₁ – 0.5 V to V _{CC} + 0.5 V
Output voltage range, VO
Clamp diode current, I _{IK} or I _{OK} ± 20mA
Output current, IO ± 150mA
V _{CC} current
GND current
Continuous total power dissipation
Operating free-air temperature range, T _A : AM26C31C
AM26C31I – 40°C to 85°C
Storage temperature range
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds

NOTE 1: All voltage values, except differential output voltage VOD, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	TA = 85°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

recommended operating conditions

		MIN	NOM	MAX	TINU
Supply voltage, V _{CC}		4.5	5	5.5	V
High-level input voltage, VIH		2			V
Low-level input voltage, V _{IL}				0.8	V
High-level output current, IOH				- 20	mA
Low-level output current, IOL				20	mA
operating free-air temperature, T _A	AM26C31C	0		70	
	AM26C31I	- 40		85	°C



AM26C31C, AM26C31I QUADRUPLE DIFFERENTIAL LINE DRIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYPT	MAX	UNIT
VOH	High-level output voltage	1 _O = - 20 mA		2.4	3.4		V
VOL	Low-level output voltage	IO = 20 mA			0.2	0.4	V
IVOUI	Differential output voltage	R _L = 100 Ω		.2	3.1		V
ΔIVODI	Change in magnitude of differential output voltage‡	R _L = 100 Ω				± 0.4	V
Voc	Common-mode output voltage	R _L = 100 Ω				3	V
11Voc1	Change in magnitude of common-mode output voltage‡	R _L = 100 Ω				104	V
l _l	Input current	V _I at V _{CC} , V _{IH} , V	/ _{IL} , or GND			± 1	μA
	D	V _{CC} = 0.	V _O = 6 V			100	
IO(off)	Driver output current with power off	V _{CC} = 0,	VO = 0.25 V			- 100	μА
ios	Driver output short-circuit current	VO = 0		- 30		150	mA
lo-	Off-state (high-impedance state)	VO - 25 V				20	μA
loz	output current	VO = 0.5 V				- 20	μA
		10 = 0.	V ₁ = 0 or 5 V			100	μA
'CC	Quiescent supply current	IO = 0. See Note 2	V _i = 2 4 or 0.5 V.		1.5	3.0	mA
C,	Input capacitance				6		ρF

NOTE 2: Measured per input. All other inputs are at 0 or 5 V.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
1PLH	Propagation delay time, low-to-high-level output				7	12	ns
¹PHL	Propagation delay time, high-to-low-level output	See Figures 1 and 2,	S1 is open		7	12	ns
lsk(p)	Pulse skew (tplh - tphl)				0.5	4	ns
4rD- 4rD	Differential output rise and fall times	See Figures 1 and 4,	S1 is open		5	10	ns
lPZH	Output enable time to high level				10	19	ns
tPZL	Output enable time to low level	See Figures 1 and 3.	S1 is closed		10	19	ns
¹ PHZ	Output disable time from high level				7	16	ns
1PLZ	Output disable time from low level				7	16	ns
Cpd	Power dissipation capacitance (see Note 3)	No load,	T _A = 25°C		100		pF

NOTE 3 Cpd is used to estimate the switching losses according to PD = Cpd VCC² f where PD is in watts, Cpd is in farads, VCC is in volts, and f is in hertz



[†] All typical values are at V_{CC} = 5 V and T_A = 25°C. † Δ | V_{OD} | and Δ | V_{OC} | are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level | to a low level

PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Circuit




Figure 2. Propagation Delay Times and Skew Waveforms




Figure 3. Enable and Disable Time Waveforms

NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 \approx 50 \, \Omega$, $t_f \leq$ 15 ns, and $t_f \leq$ 6 ns.

- B. When measuring propagation delay times and skew, switch S1 is open.
- C. Each enable is tested separately.
- D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

PARAMETER MEASUREMENT INFORMATION




Figure 4. Differential Rise and Fall Times

AM26C32C, AM26C32I QUADRUPLE DIFFERENTIAL RECEIVERS

JANUARY 1992

- Meets EIA Standards RS-422-A, RS-423-A, and CCITT Recommendation V.11
- Low Power, I_{CC} = 9 mA Typ
- ±7-V Common-Mode Range With ±200-mV Sensitivity
- Input Hysteresis . . . 60 mV Typical
- t_{pd} = 19 ns (Typ)
- Operates From a Single 5-V Supply
- 3-State Outputs
- Input Fail-Safe Circuitry
- Improved Replacement for AM26LS32

description

The AM26C32C and AM26C32I are quadruple line receivers for balanced and unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. Three-state outputs permit connection directly to a bus-organized system. Fail-safe design ensures that if the inputs are open, the outputs will always be high.

D OR N PACKAGE (TOP VIEW)

1B 1

1A 🛛 2

1Y 🛚 3

G 🛮 4

2Y 5

2A [] 6

2B [] 7

GND [] 8

16 VCC

15 J 4B

14 3 4A

13 4Y

12 G

11 T 3Y

10 3A

9 🛚 3B

The AM26C32 is manufactured using a BiCMOS process, which is a combination of bipolar and CMOS transistors. This process provides the high-voltage and current of bipolar with the low power of CMOS to reduce the power consumption to about one-fifth that of the standard AM26LS32 while still maintaining ac and do performance.

The AM26C32C is characterized for operation from 0°C to 70°C and the AM26C32I is characterized from -40°C to 85°C.

FUNCTION TABLE


DIFFERENTIAL	ENA	BLES	
INPUT	G	Ğ	OUTPUT
V V	Н	×	Н
V _{ID} ≥ V _{TH}	×	L	н
V V V	Н	×	?
V _{TL} ≤ V _{ID} ≤ V _{TH}	×	L	?
VV	Н	×	L
VID ≤ VTH ·	×	L	L
X	L	Н	Z

 $H = \text{high level}, \quad L = \text{low level}, \quad X = \text{irrelevant}$ $Z = \text{high impedance (off)}, \quad ? = \text{indeterminate}$




logic symbol†

logic diagram (positive logic)







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see	e Note 1)	7 V
Input voltage range, V _I :	A or B inputs	11V to +14V
	G or G inputs	
Output voltage, VO		
Output current, IO		±25 mA
Continuous total power of	dissipation	See Dissipation Rating Table
Operating free-air tempe	rature range, TA: AM26C32C	0°C to 70°C
	AM26C32I	40°C to 85°C
Storage temperature ran	ge	65°C to 150°C
Lead temperature 1,6 mr	m (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values, except differential output voltage V_{OD}, are with respect to network ground terminal. Currents into the device are positive and currents out of the device are negative.

DISSIPATION RATING TABLE

	PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	TA = 85°C POWER RATING
ſ	D,	950 mW	7.6 mW/*C	608 mW	494 mW
1	N	1150 mW	9.2 mW/°C	736 mW	598 mW

AM26C32C, AM26C32I **QUADRUPLE DIFFERENTIAL RECEIVERS**

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	٧
High-level input voltage, VIH		2			V
Low-level input voltage, VIL				0.8	V
Common-mode input voltage, V _{IC}				±7	٧
High-level output current, IOH				-6	mA
Low-level output current, IOL				6	mA
perating free-air temperature, TA	AM26C32C	0		70	••
	AM26C32I	-40		85	°C

electrical characteristics over recommended ranges of V_{CC} , V_{IC} , and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VTH	Differential input high-threshold voltage	Vo = VoHmin,	IOH = -440 μA			0.2	V
VTL	Differential input low-threshold voltage	VO = 0.45 V,	IOL = 8 mA	-0.2‡			٧
Vhys	Hysteresis, V _{T+} ~ V _T _				60		mV
VIK	Enable input clamp voltage	V _{CC} = MIN,	lj = -18 mA			-1.5	>
VOH	High-level output voltage	VID = 200 mV,	I _{OH} = -6 mA	2.7			٧
VOL	Low-level output voltage	V _{ID} = -200 mV,	I _{OL} = 6 mA		0.2	0.3	٧
loz	Off-state (high-impedance-state) output current	VO = VCC or GN	ID		±0.5	±5	μА
II.	Line input current	V _I = 10 V, V _I = -10 V,	Other input at 0 V Other input at 0 V			1.5 -2.5	mA
ΊΗ	High-level enable current	V ₁ = 2.7 V				20	μΑ
11L	Low-level enable current	V _I = 0.4 V				-100	μА
rį	Input resistance	One input to ac g	round		17		kΩ
laa	Supply surrent	Voc - MAY	All outputs disabled		9	14	mA
ICC	Supply current	VCC = MAX	All outputs enabled		12		IIIA

switching characteristics over recommended ranges of V_{CC} , V_{IC} , and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		10	19	30	ns
tPHL	Propagation delay time, high-to-low-level output	See Figure 1	10	19	30	ns
1 _f	Output fall time	0.5		4	9	ns
t _r	Output rise time	See Figure 1		4	9	ns
tPZH	Output enable time to high level			13	22	ns
tPZL	Output enable time to low level	See Figure 1		13	22	ns
tpHZ	Output disable time from high level	0.5:		13	22	ns
tPLZ	Output disable time from low level	See Figure 1		13	22	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C, and V_{IC} = 0. ‡ The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

PARAMETER MEASUREMENT INFORMATION




Figure 1

C. Enable G is tested with G high; G is tested with G low.

AM26LS31C QUADRUPLE LINE DRIVER

MAY 1990


- Meets EIA Standard RS-422-A
- Operates From a Single 5-V Supply
- TTL Compatible
- Complementary Outputs
- High Output Impedance in Power-Off Conditions
- Complementary Output Enable Inputs

description

The AM26LS31C is a quadruple complementaryoutput line driver designed to meet the requirements of EIA Standard RS-422-A and Federal Standard 1020. The 3-state outputs have high-current capability for driving balanced lines such as twisted-pair or parallel-wire transmission lines, and they provide a high-impedance state in the power-off condition. The enable function is common to all four drivers and offers the choice of an active-high or active-low enable input. Lowpower Schottky circuitry reduces power consumption without sacrificing speed.

The AM26LS31C is characterized for operation from 0°C to 70°C.

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

D, J, OR N PACKAGE (TOP VIEW)


1A [1	U 16] v _{cc}
1Y [2	15] 4A
IZ[3	14] 4Y
ENABLE G	4	13] 4Z
2Z [5	12] ENABLE \overline{G}
2Y [6	11] 3Z
2A [7	10] 3Y
GND [8	9] 3A

FUNCTION TABLE (EACH DRIVER)


INPUT	ENA	BLES	ОПТ	PUTS
Α	G	Ğ	Υ	Z
н	Н	Х	Н	L
L	н	X	L	н
н	×	L	н	L
L	X	L	L	н
X	L	н	Z	Z

- H = high level L = low level
- X = irrelevant
- Z = high impedance (off)

logic diagram (positive logic)



schematic (each driver)



All resistor values are nominal.

AM26LS31C QUADRUPLE LINE DRIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage	
Output off-state voltage	5.5 V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range	0 to 70°C
Storage temperature range	– 65 to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: D or N package	re 260°C

NOTE 1: All voltage values, except differential output voltage VOD, are with respect to network ground terminal.

DISSIPATION RATING TABLE

T _A ≤ 25°C PACKAGE POWER RATING		DERATING FACTOP ABOVE TA = 25°C	T _A = 70°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW
J	1025 mW	8.2 mW/°C	656 mW
N	1150 mW	9.2 mW/°C	736 mW

recommended operating conditions

	l P	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4	.75	5	5.25	٧
High-level input voltage, VIH		2			٧
Low-level input voltage, VIL				0.8	٧
High-level output current, IOH				- 20	mA
Low-level output current, IOL				20	mA
Operating free-air temperature, TA		0		70	°C



electrical characteristics over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIO	ONS MIN	TYPT	MAX	UNIT
VIK	Input clamp voltage	VCC = 4.75 V, II = - 18	mA		- 1.5	V
Voн	High-level output voltage	VCC = 4.75 V, IOH = -	20 mA 2.5			V
VOL	Low-level output voltage	VCC = 4.75 V, IOL = 20	mA		0.5	٧
1		$V_{CC} = 4.75 \text{ V}$ $\frac{V_{O} = 0.5}{V_{O} = 2.5}$	V		- 20	
loz	Off-state (high-impedance-state) output current	$V_{CC} = 4.75 \text{ V} \frac{V_{O} = 0.8}{V_{O} = 2.5}$	V		20	μА
h	Input current at maximum input voltage	V _{CC} = 5.25 V, V _I = 7 V			0.1	mA
ΊΗ	High-level input current	V _{CC} = 5.25 V, V _I = 2.7	V		20	μΑ
IIL.	Low-level input current	VCC = 5.25 V, VI = 0.4	V		- 0.36	mA
los	Short-circuit output current‡	V _{CC} = 5.25 V	- 30		- 150	mA
lcc	Supply current	VCC = 5.25 V, All outpu	t disabled	32	80	mA

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$


	PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
^t PLH	Propagation delay time,					14	20	ns
	low-to-high-level output	_	C _L = 30 pF, See Figure 1.					
town	Propagation delay time,			S1 and S2 open		14	20	ns
†PHL	high-to-low-level output							113
	Output-to-output skew					1	6	ns
tPZH	Output enable time to high level	C _L = 30 pF,	R _L = 75 Ω,	See Figure 1		25	40	ns
tPZL	Output enable time to low level	C _L = 30 pF,	R _L =180 Ω,	See Figure 1		37	45	ns
†PHZ	Output disable time from high level	C _I = 10 pF.	0 5: 4	0		21	30	ns
1PLZ	Output disable time from low level	OL - 10 pr.	See Figure 1,	S1 and S2 closed		23	35	ns

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C. ‡ Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION




PROPAGATION DELAY TIMES AND SKEW



ENABLE AND DISABLE TIMES

VOLTAGE WAVEFORMS




TEST CIRCUIT

- NOTES: A. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z₀ ≈ 50 Ω, t_f ≤ 15 ns, and t_f ≤ 6 ns.
 - B. When measuring propagation delay times and skew, switches S1 and S2 are open.
 - C. Each enable is tested separately.
 - D. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - E. CL includes probe and jig capacitance.

Figure 1. Switching Times






NOTES: 2. The A input is connected to V_{CC} during the testing of the Y outputs and to ground during testing of the Z outputs.

3. The A input is connected to ground during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.


TYPICAL CHARACTERISTICS



NOTES: 2. The A input is connected to V_{CC} during the testing of the Y outputs and to ground during testing of the Z outputs.

3. The A input is connected to ground during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

TYPICAL CHARACTERISTICS



AM26LS32AC, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS


SEPTEMBER 1986

- AM26LS32A Meets EIA Standards RS-422-A and RS-423-A
- AM26LS32A Has ±7-V Common-Mode Range With ±200-mV Sensitivity
- AM26LS33A Has ±15-V Common-Mode Range With ±500 mV Sensitivity
- Input Hysteresis . . . 50 mV Typical
- Operates From a Single 5-V Supply
- Low-Power Schottky Circuitry
- 3-State Outputs
- Complementary Output Enable Inputs
- Input Impedance . . , 12 kΩ Min
- Designed to Be Interchangeable With Advanced Micro Devices AM26LS32C and AM26LS33C


description

The AM26LS32A and AM26LS33A are quadruple line receivers for balanced and unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. Three-state outputs permit connection directly to a bus-organized system. Fail-safe design ensures that if the inputs are open, the outputs will always be high.

AM26LS32AC, AM26LS33AC...D, J, OR N PACKAGE AM26LS32AM, AM26LS33AM...J PACKAGE



AM26LS32AM, AM26LS33AM . . . FK PACKAGE
(TOP VIEW)



NC-No internal connection

Compared to the AM26LS32C and the AM26LS33C, the AM26LS32A and AM26LS33A incorporate an additional stage of amplification to improve sensitivity. The input impedance has been increased resulting in less loading of the bus line. The additional stage has increased propagation delay; however, this will not affect interchangeability in most applications.

The AM26LS32AC and AM26LS33AC are characterized for operation from 0°C to 70°C. The AM26LS32AM and the AM26LS33AM are characterized for operation over the full military temperature range of -55°C to 125°C.

FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL	ENABLES		OUTPUT
INPUT	G	Ğ	UUTFUT
14 - 14	Н	Х	н
V _{ID} ≥ V _{TH}	×	L	Н
V - V - V	Н	Х	?
VTL ≤ VID ≤ VTH	х	L	?
)/ ·)/-	Н	Х	L
V _{ID} ≤ V _{TL}	Х	L	L
×	L	н	Z


H = high level, L = low level, X = irrelevant


Z = high impedance (off), ? = indeterminate

AM26LS32AC, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

logic symbol†


logic diagram (positive logic)





Pin numbers shown are for D, J, and N packages.

schematics of inputs and outputs



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

AM26LS32AC, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		AM26LS32AC AM26LS33AC	AM26LS32AM AM26LS33AM	UNIT	
Supply voltage, VCC (see Note 1)		7	7	V	
Input voltage, any differential input		± 25	± 25	V	
Differential input voltage (see Note 2)	± 25	± 25	V		
Continuous total power dissipation	See Dissipation Rating Table				
Operating free-air temperature range		0 to 70	-55 to 125	°C	
Storage temperature range		65 to 150	-65 to 150	°C	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or N package	260		°C	
Case temperature for 60 seconds	FK package		260	°C	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J package	300	300	°C	

- NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.
 - 2. Differential voltage values are at the noninverting (A) input terminals with respect to the inverting (B) input terminals.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	TA = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	-
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J (C-SUFFIX)	1025 mW	8.2 mW/°C	656 mW	-
J (M-SUFFIX)	1375 mW	11.0 mW/°C	880 mW	275 mW
N	1150 mW	9.2 mW/°C	736 mW	

recommended operating conditions

			126LS32 126LS33		AM26LS32AM AM26LS33AM		UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, VCC		4.75	5	5.25	4.5	5	5.5	V
High-level input voltage, VIH		2			2			V
Low-level input voltage, VIL				0.8			0.8	V
C	AM26LS32AC, AM26LS32AM	±7				± 7	V	
Common-mode input voltage, VIC	AM26LS33AC, AM26LS33AM			± 15			± 15	1 *
High-level output current, IOH				- 440			~440	μΑ
Low-level output current, IOL				8			8	mA
Operating free-air temperature, TA		0		70	- 55		125	°C

AM26LS32AC, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

electrical characteristics over recommended ranges of VCC, VIC, and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
VTH	Differential input	V V	1 _{OH} = -440 µA	AM26LS32A			0.2	V
VIH	high-threshold voltage	VO = VOHIIIII,	10H = -440 μA	AM26LS33A			0.5	•
VTL	Differential Input	V _O = 0.45 V,	1a 9 m 1	AM26LS32A	-0.2 [‡]			v
*1L	low-threshold voltage	VO = 0.45 V,	IOL = 0 IIIA	AM26LS33A	-0.5			
Vhys	Hysteresis, V _{T+} - V _{T-} §					50		mV
VIK	Enable input clamp voltage	VCC = MIN,	lj = -18 mA				- 1.5	٧
VOH	High-level output voltage	VCC = MIN,	$V_{ID} = 1 V$	'32AC, '33AC	2.7			V
٧ОН	High-level output voltage	$V_{I(G)} = 0.8 \text{ V},$	$I_{OH} = -440 \mu A$	'32AM, '33AM	2.5			
Va.	Low-level output voltage	VCC = MIN,	$V_{\text{ID}} = -1 \text{ V},$	IOL = 4 mA			0.4	V
VOL	Low-level output voltage	V _{I(G)} = 0.8 V		IOL = 8 mA			0.45	
1	Off-state (high-impedance-state)	vv		V _O = 2.4 V			20	
loz	output current	VCC = MAX		V _O = 0.4 V			- 20	μА
1.	Line input current	V _I = 15 V,	Other input at -10	V to 15 V			1.2	mA
4	Line input current	V _I = -15 V,	Other input at -15	V to 10 V			- 1.7	mA
I(EN)	Enable input current	V ₁ = 5.5 V					100	μΑ
ήн	High-level enable current	V ₁ = 2.7 V					20	μΑ
IIL.	Low-level enable current	V ₁ = 0.4 V					- 0.36	mA
ri	Input resistance	V _{IC} = -15 V to 15 V, One input to AC ground			12	15		kΩ
los	Short-circuit output current¶	VCC = MAX			- 15		- 85	mA
Icc	Supply current	VCC = MAX,	All outputs disabled			52	70	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25 °C, and V_{IC} = 0.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C _I = 15 pF, See Figure 1		20	35	ns
†PHL	Propagation delay time, high-to-low-level output	C[= 15 pr, See rigule 1		22	35	ns
tPZH	Output enable time to high level	C ₁ = 15 pF, See Figure 1		17	22	ns
tPZL	Output enable time to low level	C[= 15 pr, See rigure 1		20	25	ns
tPHZ	Output disable time from high level	Cı = 5 pF. See Figure 1		21	30	ns
tPLZ	Output disable time from low level	C[= 5 pr. See rigure 1		30	40	ns

[†]The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

[§]hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T-}. See Figures 10 and 11.

Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

AM26LS32AC, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

PARAMETER MEASUREMENT INFORMATION TEST Vсс POINT - 2 kΩ INPUT -2.5 V FROM OUTPUT Vон UNDER TEST C OUTPUT (See Note A) VOL S1 and S2 closed VOLTAGE WAVEFORMS FOR tPLH, tPHL TEST CIRCUIT -- ≤ 5 ns - ≤ 5 ns 90% 90% 90% ENABLE ENABLE G G 10% 10% 10% (See Note C) (See Note C) 90% -90% 90% 90% 1 3 V 1.3 V 13 V 1.3 V ENABLE 10% ENABLE 10% 10% 0 V G S1 closed 0.5 V ^tPZH S2 closed 1.3 V S2 closed OUTPUT OUTPUT S1 closed S1 closed S2 open 0.5 v -5 S2 closed VOLTAGE WAVEFORMS FOR tPHZ, tPZH VOLTAGE WAVEFORMS FOR tPLZ, tPZL

- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Enable G is tested with \overline{G} high; \overline{G} is tested with G low.

FIGURE 1

TYPICAL CHARACTERISTICS HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT FREE-AIR TEMPERATURE 5 5 VID - 0.2 V VOH - High-Level Output Voltage - V VOH - High-Level Output Voltage - V TA - 25°C 3 V_{CC} - 5.25 V 2 VCC - 5 V VCC - 4.75 VCC - 5 V V_{ID} = 0.2 V IOH -- 440 μA 0 n TA - Free-Air Temperature - °C IOH-High-Level Output Current-mA FIGURE 3 FIGURE 2 LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT FREE-AIR TEMPERATURE 0.6 0.5 VCC - 5 V TA - 25°C Vol - Low-Level Output Voltage - V VOL -Low-Level Output Voltage -- V 0.5 0.4 0.4 0.3 0.3 0.2 0.2 VCC - 5 V 0.1 V_{ID} = -0.2 V - 8 mA IOL 0 0 70 30 20 30 40 50 60


IOL-Low-Level Output Current-mA

FIGURE 4

TA-Free-Air Temperature - °C


FIGURE 5


AM26LS32AC, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS




AM26LS32AC, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS

TYPICAL CHARACTERISTICS








AM26LS32AM, AM26LS33AM, AM26LS32AC, AM26LS33AC, QUADRUPLE DIFFERENTIAL LINE RECEIVERS

APPLICATION INFORMATION



^{*}R_T equals the characteristic impedance of the line.

FIGURE 13. CIRCUIT WITH MULTIPLE RECEIVERS

QUADRUPLE LINE RECEIVER WITH 3-STATE OUTPUT SEPTEMBER 1986

- Meets EIA Standards RS-422-A and RS423-A and Federal Standards 1020 and 1030
- 3-State, TTL-Compatible Outputs
- Fast Transition Times
- Operates from Single 5-V Supply
- Designed to be Interchangeable with Motorola MC3486


description

The MC3486 is a monolithic quadruple differential line receiver designed to meet the specifications of EIA Standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. The MC3486 offers four independent differential-input line receivers that have TTL-compatible outputs. The outputs utilize 3-state circuitry to provide a high-impedance state at any output when the appropriate output enable is at a low logic level.

The MC3486 is designed for optimum performance when used with the MC3487 quadruple differential line driver. It is supplied in a 16-pin package and operates from a single 5-V supply.

The MC3486 is characterized for operation from 0 $^{\circ}$ C to 70 $^{\circ}$ C.

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

D, J OR N PACKAGE (TOP VIEW)


1B [Ţ	U ₁₆	D vcc
1 A [2	15	☐ 4B
1 Y [3	14	□ 4A
1,2EN [14	13	□ 4 Y
2Y [5	12	3,4EN
2A [6	11	□ 3 Y
2B [7	10] 3A
GND [8	9] зв


FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL INPUTS	ENABLE	OUTPUT
V _{ID} ≥ 0.2 V	н	н
- 0.2 V < V _{ID} < 0.2 V	Н	,
V _{ID} ≤ -0.2 V	Н	L
Irrelevant	L	Z

H = high level, L = low level, Z = high-impedance (off), <math>Y = high level, Z = high-impedance (off), Y = high level, L = high


logic diagram (positive logic)





QUADRUPLE LINE RECEIVER WITH 3-STATE OUTPUT

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage, A or B inputs
Differential input voltage (see Note 2)
Enable input voltage
Low-level output current
Continuous total power dissipation See Dissipation Rating Table
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300 °C

NOTES: 1. All voltage values, except differential-input voltage, are with respect to network ground terminal.

2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA ~ 70°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW
J	1025 mW	8.2 mW/°C	656 mW
N	1150 mW	9.2 mW/°C	736 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	٧
Common-mode input voltage, VIC			± 7	٧
Differential input voltage, VID			± 6	V
High-level enable input voltage, VIH	2			V
Low-level enable input voltage, VIL			0.8	٧
Operating free-air temperature, T _A	0		70	°C



electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITION	S	MIN	MAX	UNIT	
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 \text{ V}$, $I_0 = -0.4 \text{ n}$	nA		0.2	٧	
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 \text{ V}, I_0 = 8 \text{ mA}$		- 0.21		V	
VIK	Enable-input clamp voltage	l _j = -10 mA			- 1.5	V	
Vон	High-level output voltage	$V_{ID} = 0.4 \text{ V}$, $I_{O} = -0.4 \text{ n}$ See Note 3 and Figure 1	nA,	2.7		v	
VOL	Low-level output voltage	V _{ID} = -0.4 V, I _O = 8 mA, See Note 3 and Figure 1			0.5	٧	
loa	High-impedance-state output current	V _{IL} = 0.8 V, V _{ID} = -3 V	, V _O = 2.7 V		40	_	
loz	riigh-iirpedance-state output current	$V_{IL} = 0.8 \text{ V}, V_{ID} = 3 \text{ V},$	V _O = 0.5 V		- 40	μА	
	Differential-input bias current		V _I = -10 V		- 3.25		
lıB.		V _{CC} = 0 V or 5.25 V,	V ₁ = -3 V		1.5	mA	
110		Other inputs at 0 V	₁ V ₁ = 3 V	1.5		11112	
			V _I = 10 V		3.25		
la	High-level enable input current	V _I = 5.25 V			100	μА	
I _{IH} High-level enable input current		V _I = 2.7 V			20	μΑ	
կլ	Low-level enable input current	V _I = 0.5 V			- 100	μΑ	
los	Short-circuit output current	$V_{1D} = 3 \text{ V}, V_{0} = 0.$	See Note 4	- 15	- 100	mA	
Icc	Supply current	V _{IL} = 0			85	mA	

[†]The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet for threshold voltages only.

NOTES: 3. Refer to EIA Standards RS-422-A and RS-423-A for exact conditions.

4. Only one output at a time should be shorted.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPHL.	Propagation delay time, high-to-low-level output	C ₁ = 15 pF, See Figure 2		28	35	ns
^t PLH	Propagation delay time, low-to-high-level output	CL = 15 pr, See rigure 2		27	30	ns
tpzH	Output enable time to high level			13	30	ns
tPZL	Output enable time to low level	6 15 -5 6 5 3		20	30	ns
tPHZ	Output disable time from high level	C _L = 15 pF, See Figure 3		26	35	ns
tPLZ	Output disable time from low level			27	35	ns

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. VOH, VOL







FIGURE 2. PROPAGATION DELAY TIMES


NOTES: A . The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle = 50%, $t_r \leq 6$ ns, $t_f \le 6$ ns. B. C_L includes probe and stray capacitance.


PARAMETER MEASUREMENT INFORMATION











VOLTAGE WAVEFORMS

FIGURE 3. ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \approx 50%, $t_{\rm f} \leq$ 6 ns. $t_{\rm f} \leq$ 6 ns.

- B. CL includes probe and stray capacitance.
- C. All diodes are 1N916 or equivalent.

MC3487

QUADRUPLE DIFFERENTIAL LINE DRIVER WITH 3-STATE OUTPUTS

SEPTEMBER 1986

- Meets EIA Standard RS-422-A and Federal Standard 1020
- 3-State, TTL-Compatible Outputs
- **Fast Transition Times**
- High-Impedance Inputs
- Single 5-V Supply
- Power-Up and Power-Down Protection
- Designed to Be Interchangeable with Motorola MC3487

(TOP VIEW)								
1A 🗍	10	16	Vcc					
1Y 🗍	2	15	4A					
1Z 🔲	3	14	4Y					
1,2EN 🗍	4	13	4Z					
2Z 🗌	5	12	3,4EN					
2Y 🗍	6	11	3Z					
2A 🗌	7	10	3Y					
GND [8	9	3A					

D, J, OR N PACKAGE

description


The MC3487 offers four independent differential line drivers designed to meet the specifications of EIA Standard RS-422-A and Federal Standard 1020. Each driver has a TTL-compatible input buffered to reduce current and minimize loading.

The driver outputs utilize 3-state circuitry to provide high-impedance states at any pair of differential outputs when the appropriate output enable is at a low logic level. Internal circuitry is provided to ensure a highimpedance state at the differential outputs during power-up and power-down transition times, provided the output enable is low. The outputs are capable of source or sink currents of 48 mA.

The MC3487 is designed for optimum performance when used with the MC3486 quadruple line receiver. It is supplied in a 16-pin dual-in-line package and operates from a single 5-V supply.


The MC3487 is characterized for operation from 0°C to 70°C.


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

logic diagram (positive logic)








FUNCTION TABLE (EACH DRIVER)


	INPUT	OUTPUT	OUT	UTS		
	INFO	ENABLE	Y	Z		
į	н	Н	Н	L		
	L	н	L	н		
	×	L	High-Impedance	High-Impedance		

H = TTL high level L = TTL low level

X = irrelevant

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Continuous total power dissipation See Dissipation Rating Table
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300 °C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds; D and N packages 260 °C

NOTE 1: All voltage values, except differential output voltage, VOD, are with respect to the network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	TA - 70°C
FACKAGE	POWER RATING	ABOVE TA - 25°C	POWER RATING
D	950 mW	7.6 mW/°C	608 mW
J	1025 mW	8.2 mW/°C	656 mW
N	1150 mW	9.2 mW/°C	736 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
Operating free-air temperature, TA	0		70	°C



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	1	TEST CONDITIONS		MAX	UNIT
VIK	Input clamp voltage	I ₁ = -18 mA			- 1.5	V
Voн	High-level output voltage	V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -20 mA	2.5		V
VOL	Low-level output voltage	V _{IL} = 0.8 V,	$V_{IH} = 2 \text{ V}$, $I_{OL} = 48 \text{ mA}$		0.5	V
:Vop:	Differential output voltage	R _L = 100 Ω,	See Figure 1	2		V
∆;V _{OD} ।	Change in magnitude of differential output voltage †	R _L = 100 Ω,	See Figure 1		±0.4	v
Voc	Common-mode output voltage ‡	R _L = 100 Ω.	See Figure 1		3	V
Δ!V _{OC} ;	Change in magnitude of common-mode output voltage [†]	RL = 100 D.	See Figure 1		± 0.4	٧
	0	\\ 0	V _O = 6 V		100	^
10	Output current with power off	ACC = 0	V _O = -0.25 V		- 100	μА
	High-impedance-state	Output enables	V _O = 2.7 V		100	
loz	output current	at 0.8 V	V _O = 0.5 V		- 100	
l _l	Input current at maximum input voltage	V ₁ = 5.5 V			100	μΑ
۱н	High-level input current	V _I = 2.7 V			50	μА
IIL.	Low-level input current	V ₁ = 0.5 V			- 400	μΑ
los	Short-circuit output current §	V _I = 2 V		- 40	- 140	mA
1	Supply current (all drivers)	Outputs disabled			105	mA
'cc	Supply current (all drivers)	Outputs enabled,	No load		85	IIIA

 $^{^{\}dagger}\Delta|V_{OD}|$ and $\Delta|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

switching characteristics over recommended range of operating free-air temperature, VCC = 5 V

PARAMETER		TEST CONDITION	MIN	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output			20	ns
tPHL	Propagation delay time, high-to-low-level output	C _L = 15 pF, See Figure 2		20	ns
	Skew	7		6	ns
^t TD	Differential-output transition time	C _L = 15 pF, See Figure 3		20	ns
[†] PZH	Output enable time to high level			30	ns
tPZL	Output enable time to low level	G 50 5 6 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		30	ns
tPHZ	Output disable time from high level	C _L = 50 pF, See Figure 4		25	ns
†PLZ	Output disable time from low level	1		30	ns

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES

[‡]In EIA Standard RS 422 A, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}. [§]Only one output at a time should be shorted and duration of the short-circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION




FIGURE 2. PROPAGATION DELAY TIMES





FIGURE 3. DIFFERENTIAL-OUTPUT TRANSITION TIMES



VOLTAGE WAVEFORMS

FIGURE 4. DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_0 = 50$ Ω .

- B. C_L includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

SN65076B, SN75076B DIFFERENTIAL BUS TRANSCEIVERS

JANUARY 1990

- Bidirectional Transceiver
- Designed for Multipoint Transmission in Noisy Environments Such as Automotive Applications
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability. . . ± 10 mA Max
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity 、... ± 200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-V Supply
- Low Power Requirements

lescription

The SNo5076B and SN75076B differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for noisy environments, where a low-impedance termination to ground is required.

The SN65076B and SN75076B combine a differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The receiver has an active-low enable. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

D OR P PACKAGE (TOP VIEW)



FUNCTION TABLE (DRIVER)

INPUT	OUTPUTS		
D	A B		
Н	H L		
1 L	L [†] H [†]		

†These levels assume that the open-collector outputs (A) and the open-emitter outputs (B) are connected to a pullup and pulldown resistor, respectively.


FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS A - B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	L
-0.2 V < V _{ID} < 0.2 V	L	?
V _{ID} ≤ -0.2 V	L	н
X	н	Z

H = high level, L = low level, ? = indeterminate,


X = irrelevant, Z = high impedance (off)

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)



description (continued)

The driver is designed to handle loads up to 10 mA of sink and source current. The driver features positive-and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150 °C in the P package and 170 °C in the D package. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of \pm 200 mV, and a typical input hysteresis of 50 mV.

The SN65076B is characterized for operation from $-40\,^{\circ}\text{C}$ to $105\,^{\circ}\text{C}$ and the SN75076B is characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Voltage at any bus terminal	-10 V to 15 V
Enable input voltage	5.5 V
Continuous total power dissipation (see Note 2) See Dissipation	ation Rating Table
Operating free-air temperature range: SN65076B	-40°C to 105°C
SN75076B	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from the case for 10 seconds	

NOTES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	TA = 105°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	261 mW
P	1100 mW	8.8 mW/°C	702 mW	396 mW

recommended operating conditions

				MIN	TYP	MAX	UNIT
Supply voltage, V _{CC}			4	.75	5	5.25	٧
Voltage at any bue terminal (constat	alv as common	model. Vi. or Vi.o.				12	ν
Voltage at any bus terminal (separately or common mode), VI or VIC					- 7	l	
High-level input voltage, VIH		D and RE		2			٧
Low-level input voltage, VIL		D and RE				0.8	٧
Differential input voltage, VID (see Note 2)					±12	V	
High-level output current, IOH		Driver (A)				- 10	mA
High-level output current, IOH		Receiver				-400	μА
Law law law and a start a surround law		Driver (B)				10	mA
Low-level output current, IOL		Receiver				8	Ina
Operating free air temperature T.	SN65076B			- 40		105	°C
Operating free-air temperature, TA	SN75076B			0		70	

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	I _I = 18 mA				- 1.5	V
V _O	Output voltage	V ₁ = 2 V,	10 = 0	0		6	V
V _{OD1}	Differential output voltage	10 = 0		1.5		6	٧
V _{OD2}	Differential output voltage	See Figure 1		1.5		5	٧
1-	Output current	V ₁ = 0.8 V	V _O = 12 V			1	mA
10 0	Output current		V _O = ~7 V			- 0.8	mA.
۱н	High-level input current	V _I = 2.4 V				20	μА
IIL.	Low-level input current	V ₁ = 0.4 V				- 400	μΑ
		V _O = -7 V				- 250	
	Share size is a second	V ₀ = 0				- 150	
los	Short-circuit output current	Vo = Vcc				250	mA
		V _O = 12 V				250	
lcc	Supply current (total package)	No load				30	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V and T_{A} = 25 °C.

driver switching characteristics, V_{CC} = 5 V, T_A = 25 °C

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
tor	Differential-output turn-on time	C C 2		60	90	ns
tof	Differential-output turn-off time	See Figure 3		75	110	ns

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 V$,	IO = ~0.4 mA			0.2	V
VTL	Differential-input low-threshold voltage	$V_{O} = 0.5 V$	IO = 8 mA	-0.2‡			V
Vhys	Hysteresis §				50		mV
VIK	Enable-input clamp voltage	I ₁ = -18 mA				- 1.5	٧
Vон	High-level output voltage	V _{ID} = -200 mV, See Figure 2	$I_{OH} = -400 \mu A$	2.7			٧
VOL	Low-level output voltage	V _{ID} = -200 mV, See Figure 2	IOL = 8 mA,			0.45	٧
loz	High-impedance-state output current	V _O = 0.4 V to 2.4	V			± 20	μΑ
l _l	Line input current	Other input = 0 V, See Note 3				1 -0.8	mA
ΉΗ	High-level enable-input current	V _{IH} = 2.7 V		1		20	μА
IIL.	Low-level enable-input current	V _{IL} = 0.4 V				- 100	μА
ri	Input resistance			12			kΩ
los	Short-circuit output current			- 15		-85	mA
¹ CC	Supply current (total package)	No load				30	mA

receiver switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	V _{ID} = 0 to 3 \	1	21	35	ns	
^t PHL	Propagation delay time, high-to-low-level output	$C_{L} = 15 pF$,	See Figure 4		23	35	ns
tPZH	Output enable time to high level	. 1E = E	Can Figure F		10	20	ns
tPZL	Output enable time to low level	C _L = 15 pF, See Figure 5			12	20	ns
^t PHZ	Output disable time from high level	C 15 - 5	See Figure 5		20	35	ns
tPLZ	Output disable time from low level	C _L = 15 pF,	See Figure 5		17	25	ns




[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C.

†The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for threshold voltage levels only.

[§]Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T-}. NOTE 3: This applies for both power on and power off.

PARAMETER MEASUREMENT INFORMATION








FIGURE 1. DRIVER VOD2


FIGURE 2. RECEIVER VOH AND VOL





VOLTAGE WAVEFORMS

FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY TIMES






FIGURE 4. RECEIVER PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics. PRR \leq 500 kHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{out} =$ 50 Ω .

B. C. includes probe and jig capacitance.




FIGURE 5. RECEIVER OUTPUT ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics; PRR \leq 500 kHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 7 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, $t_$

B. C_L includes probe and jig capacitance.

TYPICAL CHARACTERISTICS

RECEIVER HIGH-LEVEL OUTPUT VOLTAGE




FIGURE 6

RECEIVER LOW-LEVEL OUTPUT VOLTAGE




FIGURE 8

RECEIVER HIGH-LEVEL OUTPUT






FIGURE 7

RECEIVER LOW-LEVEL OUTPUT VOLTAGE



TYPICAL CHARACTERISTICS






FIGURE 12. TYPICAL APPLICATION CIRCUIT

FEBRUARY 1990

- Meets EIA Standards RS-422-A, RS485
- Meets CCITT Recommendations V.10, V.11, X.26, X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- Driver Common-Mode Output Voltage Range of -7 V to 12 V
- Driver Positive- and Negative-Current Limiting
- Thermal Shutdown Protection
- Driver 3-State Outputs Active-High Enable
- Receiver Common-Mode Input Voltage Range of -12 V to 12 V
- Receiver Input Sensitivity . . . ± 200 mV
- Receiver Hysteresis ... 50 mV Typ
- Receiver High-Input-Impedance . . .
 12 kΩ Min
- Receiver 3-State Outputs Active-Low Enable for SN751177 Only
- Operates from Single 5-V Supply

description

The SN751177 and SN751178 dual differential drivers and receivers are monolithic integrated circuits that are designed for balanced multipoin bus transmission at rates up to 10 M bits per second. They are designed to improve the performance of tull-duplex data communications over long bus lines and meet EIA standards RS-422-A, RS-485 and several CCITT recommendations

The SN751177 and SN751178 driver outputs provide limiting for both positive and negative currents and thermal shutdown protection from line fault conditions on the transmission bus line.

The receiver features high input impedance of 12 kΩ, an input sensitivity of ±200 mV over a common-mode input voltage range of -12 V to 12 V and typical input hysteresis of 50 mV. Failsafe design ensures that if the receiver inputs are open, the receiver outputs will always be high.

The SN751177 and SN751178 are characterized for operation from -20°C to 85°C.

SN751177 N PACKAGE (TOP VIEW)

1B [Г	U16] v _{cc}
1A [2	15] 1D
1R [3	14] 1Y
RE []4	13] 1Z
2R [5	12	DE
2A [6	11	2Z
2B []7	10	2Y
GND [8	9	2D

SN751178 N PACKAGE (TOP VIEW)

1B [1	U16] v _{cc}
1A [2	15] 1D
1R []3	14] 1Y
1DE []4	13	1Z
2R [5	12] 2DE
2A [6	11.] 2Z
2B [7	10	2Y
GND [В	9	2D

SN751177, SN751178 FUNCTION TABLE OF EACH DRIVER

	INPUT	ENABLE	OUT	PUT
	D	DE	Υ	Z
	Н	н	н	L
	L	L	L	H
1	X	х	z	Z

SN751177 FUNCTION TABLE OF EACH RECEIVER

DIFFERENTIAL INPUTS	ENABLE	OUTPUT
A – B	RE	R
V _{ID} ≥ 0.2 V	Н	Н
-0.2 V < V _{ID} < 0.2 V	L	L
V _{ID} ≥ -0.2 V	х	×
X	Н	z

SN751178 FUNCTION TABLE OF EACH RECEIVER

DIFFERENTIAL INPUTS	OUTPUT
A - B	R
V _{ID} ≥ 0.2 V	н
-0.2 V < V _{ID} < 0.2 V	?
V _{ID} ≥ -0.2 V	L

H = high level, L = low level, ? = indeterminate,


X = irrelevant, Z = high impedance (oif)

SN751177, SN751178 **DUAL DIFFERENTIAL DRIVERS AND RECEIVERS**

logic symbols† logic diagrams (positive logic) SN751177 SN751177 DE 12 EN1 DE 12 4 EN2 RE -14 1Y 1 🗸 1D 15 13 1Z 1▽ 1D 15 13 1Z 1R 3 1 1B 2 1A 18 1 1B 10 2Y 10 2D _9 11 2Z 1▽ 2D 2Z 6 2A П 6 2A ◁ 2R 7 2B SN751178 SN751178 1DE 1DE -1D 15 <u>13</u> 1Z 1D 13 1Z ∇ 2_ 1A П 1R 3 1R ◁ ____ 1B 1B 2DE 12 2DE 12 10 2Y 10 Δ 2Y 2D 11 2Z 11 2D 9 2Z ∇ 6 2A 6 2A П 2R __5 2R 7 2B

7 2B


schematics of inputs



All resistor values are nominal.

[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12

schematics of outputs



All resistor values are nominal

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)
Input voltage, DE, RE, and D inputs
Input voltage range, receiver A or B inputs
Receiver differential input voltage range (see Note 2)
Output voltage range, Driver
Receiver low-level output current
Continuous total dissipation at (or below) 25°C free-air temperature (see Note 3)
Operating free-air temperature range, T _A
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.
 - Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.
 For operation above 25°C free-air temperature, derate to 736 mW at 70°C at the rate of 9.2 mW/°C.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	٧
High-level input voltage, VIH	DE DE and Directo	2			V
Low-level input voltage, VIL	DE, RE, and D inputs			0.8	V
Common-mode output voltage, V _{OC} (see Note 4)	Driver	- 7	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	12	٧
High-level output current, IOH	Driver			- 60	mA
Low-level output current, IOL				60	mA
Common-mode input voltage, V _{IC}				± 12	٧
Differential input voltage, V _{ID}	Bassiner			± 12	٧
High-level output current, IOH	DE, RE, and D inputs Driver Receiver			- 400	μА
Low-level output current, IOL				16	mA
Operating free-air temperature, TA		- 20		85	°C

NOTE 4: The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

DRIVER SECTIONS

driver electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER	TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
VIK	input clamp voltage	I ₁ = - 18 mA	a control of the cont			1.5	V
VOH	High-level output voltage	$V_{IH} = 2 V$, $V_{IL} = 0.8 V$,	I _{OH} = -33 mA		3.7		V
VOL	Low-level output voltage	VIH = 2 V, VIL = 0.8 V,	I _{OH} = 33 mA		1.1	~	V
VOD1	Differential output voltage	IO = 0		1.5		6	٧
	Differential output voltage	R _L = 100 Ω, See Figure 1		1/2 V _{OD1}			v
1-0021		R ₁ = 54 Ω, See Figure 1	$\begin{array}{llllllllllllllllllllllllllllllllllll$	5			
V _{OD3}	Differential output voltage	See Note 5		1.5		5	٧
ΔIV _{OD} I	Change in magnitude of differential output voltage (see Note 6)				± 0.2	٧	
Voc	Common-mode output voltage (see Note 4)		See Figure 1	- 1		3	٧
ΔIV _{OC} I	Change in magnitude of common-mode output voltage (see Note 6)				± 0.2	٧	
10	Output current with power off	$V_{CC} = 0$, $V_{O} = -7 \text{ V to}$	o 12 V			± 100	μА
loz	High-impedance-state output current	V _O = −7 V to 12 V				± 100	μΑ
ΉΗ	High-level input current	V _{IH} = 2.7 V				20	μΑ
4L	Low-level input current	V _{IL} = 0.4 V				- 100	
		V _O = -7 V			- 250	mA	
los	Short-circuit output current	V _O = V _{CC}				250	
	(see Note 7)	V _O = 12 V				250	
	0		outputs enabled	1	80	110	
lcc	Supply current	No load	outputs disabled		50	80	μΑ

[†]All typical values are at V_{CC} = 5 V and T_A = 25°C

- NOTES: 4. The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.
 - 5. See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.
 - a Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.
 - 7. Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

driver switching characteristics at V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

PARAMETER		TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
tDD	Differential output delay time	$R_L = 54 \Omega$,	$C_L = 50 pF$,		20	25	ns
tTD	Differential output transition time	See Figure 3			27	35	ns
tPLH	Propagation delay time, low-to-high-level output	$R_L = 27 \Omega$	$C_L = 50 pF$,		20	25	ns
tPHL	Propagation delay time, high-to-low-level output .	See Figure 4			20	25	ns
^t PZH	Output enable time to high level	R _L = 110 Ω, See Figure 5	C _L = 50 pF,		80	120	ns
†PZL	Output enable time to low level	R _L = 110 Ω, See Figure 6	C _L = 50 pF,		40	60	ns
tPHZ	Output disable time from high level	R _L = 110 Ω, See Figure 5	C _L = 50 pF,		90	120	ns
t _{PLZ}	Output disable time from low level	R _L = 110 Ω, See Figure 6	C _L = 50 pF,		30	45	ns



3-50

SN751177, SN751178 DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422A	RS-485
V _{OD1}	v _O	. v _O
IV _{OD2} I	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
IV _{OD3} I		V _t (Test termination measurement 2)
ΔIV _{OD} I	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $
V _{OC}	V _{OS}	V _{OS}
ΔIVOCI	IVos - Vosl	IVOS - VOSI
los	II _{sa} I, II _{sb} I	
l _O	ll _{xa} l, ll _{xb} l	lia, lib

RECEIVER SECTIONS

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)


	PARAMETER		TEST CO	NDITIONS	MIN	TYP [†]	MAX	UNIT	
v_{TH}	Differential input high threshold voltage		$V_{O} = 2.7 V$	$I_{O} = -0.4 \text{ mA}$			0.2	V	
VTL	Input hysteresis (see Note 8) Enable clamp voltage SN751177		$V_{O} = 0.5 V$.	I _O = 16 mA	- 0.2			V	
V _{hys}	Input hysteresis (see Note 8)					50		mV	
VIK	Enable clamp voltage	SN751177	I _I = -18 mA				- 1.5	V	
VOH	High-level output voltage		$V_{ID} = 200 \text{ mV},$	I _{OH} = -400 μA	2.7			٧	
V	Law law a salawa walkana		V 200 V	I _{OL} = 8 mA			0.45		
VOL	Low-level output voltage		V _{ID} ≈ - 200 mV	I _{OL} = 16 mA			0.5	V	
loz ·	High-impedance-state output current	SN751177	V _O = 0.4 V to 2.4	4 V			± 20	μА	
1.	Line input ourself (see Note 0)		Other input	V _I = 12 V			1		
11	Line input current (see Note 9)	ĺ	at 0 V	V ₁ = -7 V			- 0.8	mA	
ΊН	High-level enable input current	SN751177	V _{IH} = 2.7 V				20	μА	
l _{IL}	Low-level enable input current	SN751177	V _{IL} = 0.4 V				- 100	μА	
los	Short-circuit output current (see Note 7)				- 15		- 85	mA	
lcc	Supply current		No load,	outputs enabled		80	110	mA	
rį	Input resistance				12			kΩ	

 † All typical values are at V CC = 5 V and T A = 25 $^{\circ}$ C

- NOTES: 4. The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.
 - 7. Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.
 - Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T-}.
 - 9. Refer to EIA standards RS-422-A, RS-423-A, RS-485-A for exact conditions.

receiver switching characteristics at V_{CC} = 5 V, T_A = 25°C (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output $V_{ID} = -1.5 \text{ V}$ to 1.5 V,		o 1.5 V,		20	35	ns	
tPHL	Propagation delay time, high-to-low-level	output	C _L = 15 pF,	See Figure 7		22	35	ns
[†] PZH	Output enable time to high level					17	25	ns
1PZL	Output enable time to low level	0.175.477	0 15 -5	C F: 0		20	27	ns
tpHZ	Output disable time from high level	SN/511//	$C_L = 15 pF$,	See Figure 8		25	40	ns
^t PLZ	Output disable time from low level					30	40	ns








FIGURE 1. DRIVER TEST CIRCUIT, VOD AND VOC

FIGURE 2. RECEIVER TEST CIRCUIT, v_{OH} and v_{OL}





(a) DRIVER TEST CIRCUIT

(b) DRIVER VOLTAGE WAVEFORMS

FIGURE 3. DRIVER DIFFERENTIAL OUTPUT DELAY AND TRANSITION TIMES





FIGURE 4. DRIVER PROPAGATION DELAY TIMES


NOTES: A. The pulse generator has the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $Z_0 = 50 \Omega$, $t_f \leq 6$ ns., $t_f \leq 6$ ns.. B. C_L includes probe and jig capacitance.



(a) DRIVER TEST CIRCUIT

(b) DRIVER VOLTAGE WAVEFORMS

FIGURE 5. DRIVER ENABLE AND DISABLE TIMES



(a) DRIVER TEST CIRCUIT

(b) DRIVER VOLTAGE WAVEFORMS

FIGURE 6. DRIVER ENABLE AND DISABLE TIMES





FIGURE 7. RECEIVER PROPAGATION DELAY TIMES

NOTES: A. The pulse generator has the following characteristics. PRR ≤ 1 MHz, 50% duty cycle, Z_O = 50 Ω, t_f ≤ 6 ns. t_f ≤ 6 ns. t_f ≤ 6 ns.



(b) RECEIVER VOLTAGE WAVEFORMS
FIGURE 8. RECEIVER OUTPUT ENABLE AND DISABLE TIMES

OUTPUT

VOL

NOTES: A. The pulse generator has the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $Z_0 = 50~\Omega$, $t_f \leq 6$ ns, $t_f \leq 6$ ns. B. C_L includes probe and jig capacitance.

DUAL DIFFERENTIAL LINE RECEIVER


FEBRUARY 1986

- Meets EIA Standards RS-422-A and RS-423-A
- Meets EIA Standards RS-232 and CCITT V.28 with External Components
- Meets Federal Standards 1020 and 1030
- Built-in 5-MHz Low-Pass Filter
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- TTL-Compatible Outputs
- 8-Pin Dual-In-Line Package
- Pinout Compatible with the μA9637 and μA9639


description

The SN75146 is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A. The receiver is designed to have a constant impedance with input voltages of ± 3 volts to ± 25 volts allowing it to meet the requirements of EIA standard RS-232-C and CCITT recommendation V.28 with the addition of an external bias resistor. This receiver is designed for low-speed operation below 355 kilohertz, and has a built-in 5-megahertz low-pass filter to attenuate high-frequency noise. The inputs are compatible with either a single-ended or a differential line system and the outputs are TTL compatible. This device operates from a single 5-volt power supply and is supplied in both the 8-pin dual-in-line and small outline packages.

The SN75146 is characterized for operation from 0 °C to 70 °C.




logic symbol†




¹ This symbol is in accordance with ANSHIEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Differential input voltage (see Note 2)
Output voltage (see Note 1)
Low-level output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
D package
JG package
P package
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D and P package 260°C

NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.

2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

3. For operation above 25°C free air temperature, derate the JG package to 528 mW at 70°C at the rate of 6.6 mW/°C, the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, and the P package to 640 mW at 70°C at the rate of 8 mW/°C. The SN75146 chips are glass mounted in the JG package.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
Common-mode input voltage, V _{IC}			+ 7	V
Operating free-air temperature, TA	0	25	70	°C

3-56

electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST COND	TIONS	MIN	TYP	MAX	UNIT
.,	The state of the s			- 0.2 ‡		0.2	
٧T	Threshold voltage (VT + and VT -)	See Note 4		-0.4		0.4	7 °
V_{hys}	Hysteresis (VT + - VT -)			70			mV
VIB	Input bias voltage	I ₁ = 0		2		2.4	V
Voн	High-level output voltage	$V_{1D} = 0.2 \text{ V},$	$I_0 = -1 \text{ mA}$	2.5	3.5		V
VOL	Low-level output voltage	$V_{ID} = -0.2 V$	I _O = 20 mA		0.35	0.5	V
ri	Input resistance	See Note 5,	V ₁ = 3 V to 25 V or	6	7.8	9.5	kΩ
'1	input resistance	See Note 5,	$V_1 = -3 \ V \ to \ -25 \ V$	"	7.0	5.5	
łį	Input current	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V _I = 10 V		1.1	3.25	mA
4	input current	See Note 6	V _I = -10 V		- 1.6	-3.25	ן יייר
los	Short-circuit output current	V ₀ = 0,	V _{ID} = 0.2 V	- 40	76	- 100	ınΑ
'cc	Supply current	V _{ID} ≠ -0.5 V	No load		35	50	mA


[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$.

switching characteristics, VCC = 5 V, TA = 25 °C

-{	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	tpLH Propagation delay time, low-to-high-level output	C ₁ = 30 pF. See Figure 1	100	150	300	ns
[tpHL Propagation delay time, high-to-low-level output	CL = 30 pr. See rigure 1	100	150	300	ns

PARAMETER MEASUREMENT INFORMATION





NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 300 kHz, duty cycle = 50%.

FIGURE 1. TRANSITION TIMES

[‡] The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.


[§] Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTES: 4. The expanded threshold parameter is tested with a 500- Ω resistor in series with each input.

^{5.} r_i is defined by ΔV_I/Δl_i.


^{6.} The input not under test is grounded.

TYPICAL CHARACTERISTICS





TYPICAL APPLICATION DATA



NOTE A: In order to meet the input-impedance and open-circuit-input voltage requirements of RS-232-C and CCITT V.28 and guarantee open-circuit-input failsafe operation, R and V are selected to satisfy the following equations:

$$V = -1.1 - 3.3 \frac{R}{r_i} \text{ volts}$$

$$3 k\Omega \le \frac{R(r_i)}{R + r_i} \le 7 k\Omega$$

FIGURE 4. RS-232-C SYSTEM APPLICATIONS

TYPICAL APPLICATION DATA




FIGURE 5. RS-422-A SYSTEM APPLICATIONS

SN75151, SN75153

QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

OCTOBER 1986

- Meets FIA Standard RS-422-A
- High-Impedance Output State for Party-Line Operation
- High Output Impedance in Power-Off Condition
- Low Input Current to Minimize Loading
- Single 5-V Supply
- 40-mA Sink- and Source-Current Capability
- High-Speed Schottky Circuitry
- Low Power Requirements

description

These line drivers are designed to provide differential signals with high current capability on balanced lines. These circuits provide strobe and enable inputs to control all four drivers, and the SN75151 provides an additional enable input for each driver. The output circuits have active pull-up and pull-down and are capable of sinking or sourcing 40 milliamperes.

The SN75151 and SN75153 meet all requirements of EIA Standard RS-422-A and Federal Standard 1020. They are characterized for operation from 0°C to 70°C.

SN75151 DW, J. OR N PACKAGE (TOP VIEW)

1A[1	U 20	□vco
1Y [2	19	☐ 4A
1Z []3	18] 4Y
1C []4	17	4Z
cc[5	16] 4C
2C [6	15	s
2Z [7	14] 3C
2Y [8	13] 3Z
2A [9	12] 3Y
GND [10	11] 3A

SN75153 J OR N DUAL-IN-LINE PACKAGE (TOP VIEW)

1A 1	16 VCC
1Y 2	15 4A
1Z 3	14 4Y
CC 4	13 4Z
2Z 5	12 5
2Y 6	11 3Z
2A 7	10 3Y
_	10 3Y 9 3A

FUNCTION TABLES

SN75151


INPUTS					PUTS
ENABLE CC	ENABLE C	STROBE	DATA A	Y	z
L	X .	×	×	Z	Z
X	L	X	×	z	z
Н	н	L	X	L	н
н	н	X	L	L	Н
н	н	н	н	н	L


SN75153

	INPUTS			
ENABLE	STROBE	DATA	V	7
cc	S	Α	'	-
L	Х	X	Z	Z
н	L	X	L	Н
н	Х	L	L	н
н	н	н	н	L




logic symbols†







[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagrams (positive logic)





QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS



All resistor values shown are nominal

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
DW package
J package
N package
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package 260°C

NOTES: 1. All voltage values, except differential output voltage V_{OD}, are with respect to network ground terminal.
2. For operation above 25 °C free-air temperature, derate the DW package at the rate of 9 mW/°C, the J package at the rate of 9.2 mW/°C. In the J package, the chips are glass mounted.

SN75151, SN75153 QUAD DIFFERENTIAL LINE DRIVERS WITH 3-STATE OUTPUTS

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
High-level input voltage, VIH	-2			V
Low-level input voltage, VIL			0.8	V
Common-mode output voltage, VOC	-0.25		6	V
High-level output current, IOH			- 40	mA
Low-level output current, IOL			40	mA
Operating free-air temperature, TA	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS [†]	MIN	TYP [‡]	MAX	UNIT
VIK	input clamp voltage	V _{CC} = MIN,	CC, S			2	T v
VIK	input clamp voltage	$I_1 = -12 \text{ mA}$	All others		-0.9	~ 1.5	L
		V _{CC} = MIN,	I _{OH} = -20 mA	2.5			
∨он	High-level output voltage	$V_{IL} = MAX$		 			- V
		V _{IH} = 2 V	lOH = -40 mA	2.4			L
VOL	Low-level output voltage	VCC = MIN,	VIL = MAX,	1		0.5	V
*OL	Low love output voltage	$V_{IH} = 2 V$	1 _{OL} = 40 mA			0.5	l
V _{OD1}	Differential output voltage	V _{CC} = MAX.	10 = 0		3.4	2V0D2	V
VOD2	Differential output voltage	VCC = MIN		2	2.8		V
A 13/1	Change in magnitude of	V _{CC} = MIN	1		± 0.01	±0.4	V
∆ V _{OD}	differential output voltage §	ACC = MILA			±0.01	± 0.4	\ \
		V _{CC} = MAX	$R_L = 100 \Omega$,		1.8	3	
voc	Common-mode output voltage 1	V _{CC} = MIN	See Figure 1		1.6	3	V
	Change in magnitude of						
4 VOC	common-mode output voltage §	V _{CC} = MIN or MAX			± 0.02	±0.4	V
	6"		V _O = 0.5 V			- 20	
loz	Off-state (high-impedance-	V _{CC} = MAX, Enable at 0.8 V	$V_0 = 2.5 \text{ V}$			20	μA
	state) output current	Enable at U.8 V	VO = VCC			20	1
			V _O = 6 V		0.1	100	
io	Output current with power off	$V_{CC} = 0$	V _O = -0.25 V		- 0.1	- 100	μA
			$V_0 = -0.25 \text{ V to 6 V}$			± 100	1
1.	Input current at	V _{CC} = MAX,	V _I = 5.5 V			0.1	mA
lj	maximum input voltage	ACC = MAY	VI = 5.5 V			0.1	l ma
I	High-level input current	V _{CC} = MAX,	C('151), A			20	"A
ΙН	High-level input current	V ₁ = 2.4 V	CC, S			80	1 44
lo.	Low-level input current	V _{CC} = MAX,	C (151), A			- 0.36	mA
ll.	COM-level input corrent	V _I = 0.4 V	CC.S			- 1.6	l ma
los	Short-circuit output current#	V _{CC} = MAX		- 50	- 90	- 150	mA
loo	Supply current (both drivers)	V _{CC} = MAX,	Outputs disabled		30	60	mA
1CC	Supply current (both unvers)	No load	Outputs enabled		60	80	,A

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are at T_A = 25 °C and V_{CC} = 5 V except for V_{OC}, for which V_{CC} is as stated under test conditions.

^{\$\(\}delta\)\[V_{OD}\] and \(\delta\)\[V_{OC}\] are the changes in magnitudes of V_{OD} and V_{OC}\), respectively, that occur when the input is changed from a high level to a low level.

In EIA Standard RS-422-A, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS.

[#]Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, VCC = 5 V, TA = 0 °C to 70 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C _L = 30 pF, R _L = 100 Ω, See Figure 2,		15	30	ns
tPHL	Propagation delay time, high-to-low-level output	Termination A		15	30	ns
t _{PLH}	Propagation delay time, low-to-high-level output	C _L = 30 pF, See Figure 2, Termination B		13	26	ns
†PHL	Propagation delay time, high-to-low-level output	CL = 30 pr, See rigure 2, Termination B		13	25	ns
tTLH	Transition time, low-to-high-level output	$C_L = 30 \text{ pF}, R_L = 100 \Omega, \text{ See Figure 2},$		12	20	ns
^t THL	Transition time, high-to-low-level output	Termination A		12	20	ns
^t PZH	Outut enable time to high level	C _L = 30 pF, R _L = 60 Ω, See Figure 3		18	35	ns
tPZL	Output enable time to low level	C _L = 30 pF, R _L = 111 Ω, See Figure 4		20	35	ns
tPHZ	Output disable time from high level	C _L = 30 pF, R _L = 60 Ω, See Figure 3		19	30	ns
tPLZ	Output disable time from low level	C _L = 30 pF, R _L = 111 Ω, See Figure 4		13	30	ns
	Overshoot factor	R _L = 100 Ω, See Figure 2, Termination C			10	%

 $^{^{\}dagger}$ All typical values are at $T_{A} = 25 \,^{\circ}$ C.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES



VOLTAGE WAVEFORMS

- tTHL

-tTLH

NOTES: A. The pulse generator has the following characteristics: Z_{out} = 50 Ω , PRR \leq 10 MHz

90%

1.5 V

10%

B. C_L includes probe and jig capacitance.

1.5 V

10%


-tTHL

90%

Z OUTPUT

FIGURE 2. tplH, tpHL, tTLH, tTHL, AND OVERSHOOT FACTOR

OVERSHOOT







FIGURE 3. tPZH AND tPHZ

NOTES: A. The pulse generators have the following characteristics: Z_{out} = 50 Ω , PRR \leq 600 kHz.

B. C_L includes probe and jig capacitance.








FIGURE 4. tPZL AND tPLZ

NOTES: A. The pulse generators have the following characteristics: $Z_{OUT} = 50 \ \Omega$, PRR $\leq 500 \ kHz$. 3. C_L includes probe and jig capacitance.









NOTES: 3. The A input is connected to V_{CC} during the testing of the Y outputs and to ground during testing of the Z outputs.

4. The A input is connected to ground during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.



NOTES: 3. The A input is connected to V_{CC} during the testing of the Y outputs and to ground during testing of the Z outputs.

4. The A input is connected to ground during the testing of the Y outputs and to V_{CC} during the testing of the Z inputs.



NOTES: 3. The A input is connected to V_{CC} during the testing of the Y outputs and to ground during testing of the Z outputs.

4. The A input is connected to ground during the testing of the Y outputs and to V_{CC} during the testing of the Z inputs.

SN55157, SN75157 DUAL DIFFERENTIAL LINE RECEIVER

SEPTEMBER 1986

- Meets EIA Standards RS-422-A and RS-423-A
- Meets Federal Standards 1020 and 1030
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range .
- High Input Impedance
- TTL-Compatible Outputs
- High-Speed Schottky Circuitry
- 8-Pin Dual-In-Line Package
- Similar to uA9637AC except for Corner VCC and Ground Pin Positions

description


The SN75157 is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. It utilizes Schottky circuitry and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differential-line system. The device operates from a single 5-volt power supply and is supplied in an 8-pin dual-inline package and small outline package.

The SN55157 is characterized over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN75157 is characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

SN55157 . . . JG PACKAGE SN75157 . . . D, JG, OR P PACKAGE (TOP VIEW)




logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



schematics of inputs and outputs



SN55157, SN75157 DUAL DIFFERENTIAL LINE RECEIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) -0.5 V to 7 V Input voltage ± 15 V Differential input voltage (see Note 2) ± 15 V
Output voltage (see Note 1)
Low-level output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
SN55157 JG package
SN75157 D package
JG package
P package 1000 mW
Operating free-air temperature range: SN55157
SN75157 0°C to 70°C
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds JG package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds D or P package 260 °C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.
 - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
 - 3. For operation above 25°C free-air temperature, derate the SN55157 JG package to 672 mW at 70°C at the rate of 8.4 mW/°C, the SN75157 JG package to 528 mW at 70°C at the rate of 6.6 mW/°C, the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, and the P package to 640 mW at 70°C at the rate of 8.0 mW/°C. In the JG package, SN55157 chips are alloy mounted and SN75157 chips are glass mounted.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC				5.25	٧
Common-mode input voltage, VIC			± 7	٧	
Oti t si- t T	SN55157	- 55	25	125	°C
Operating free-air temperature, TA	SN75157	0	25	70	1

electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
	TANAMETER	1231 00110	S	See Note 4			
Vτ	Threshold voltage (VT + and VT -)			- 0.2		0.2	V
٧,	Trieshold voltage (V1 + and V1 -)	See Note 5		-0.4		0.4)
Vhys	Hysteresis (VT + - VT -)				70		mV
VOH	High-level output voltage	V _{ID} = 0.2 V,	I _O = -1 mA	2.5	3.5		V
VOL	Low-level output voltage	$V_{1D} = -0.2 \text{ V},$	10 = 20 mA		0.35	0.5	٧
	Input current	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V _I = 10 V		1.1	3.25	mA
4	input content	See Note 6	V _I = -10 V		- 1.6	- 3.25	IIIA
los	Short-circuit output current [‡]	V ₀ = 0,	V _{ID} = 0.2 V	- 40	- 75	- 100	mA
Icc	Supply current	$V_{1D} = -0.5 V$	No load		35	50	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

- 5. The expanded threshold parameter is tested with a 500-Ω resistor in series with each input.
- 6. The input not under test is grounded.




[‡]Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTES: 4. The algebraic convention, where the less-positive (more-negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output	C _I = 15 pF. See Figure 1		15	25	ns
tphL Propagation delay time, high-to-low-level output	C _L = 15 pF, See Figure 1		13	25	ns

PARAMETER MEASUREMENT INFORMATION






NOTES: A. C_L includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: t_f ≤ 5 ns, t_f ≤ 5 ns, PRR ≤ 5 MHz, duty cycle = 50%.

FIGURE 1. TRANSITION TIMES

TYPICAL CHARACTERISTICS











FIGURE 3

TYPICAL CHARACTERISTICS







TYPICAL APPLICATION DATA




FIGURE 7. RS-422-A SYSTEM APPLICATIONS

SN55158, SN75158 DUAL DIFFERENTIAL LINE DRIVERS

SEPTEMBER 1986

Meets EIA Standard RS-422-A


- Single 5-V Supply
- Balanced-Line Operation
- TTL-Compatible
- High Output Impedance in Power-Off Condition
- High-Current Active-Pullup Outputs
- Short-Circuit Protection
- Dual Channels
- Input Clamp Diodes

description

The SN55158 and SN75158 are dual complementary-output line drivers designed to satisfy the requirements set by the EIA Standard RS-422-A interface specifications. The outputs provide complementary signals with high-current capability for driving balanced lines, such as twisted pair, at normal line impedance without high power dissipation. The output stages are TTL totem-pole outputs providing a high-impedance state in the power-off condition.


The SN55158 is characterized for operation over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN75158 is characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN55158 . . . JG PACKAGE

SN75158 . . . D. JG, OR P PACKAGE

(TOP VIEW)

1Y 🛮 2

1A 3 6 2Y

GND [


B □ VCC

7 2Z

5 2A



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Continuous total power dissipation (see Note 2) See Dissipation Rating Table
Operating free-air temperature range: SN55158
SN75158 0°C to 70°C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package 260 °C

- NOTES: 1. All voltage values except differential output voltage V_{OD} are with respect to network ground terminal. V_{OD} is at the Y output with respect to the Z output.
 - 2. In the JG package, SN55158 chips are alloy mounted and SN75158 chips are glass mounted

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	TA = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	N/A
JG (SN55158)	1050 mW	8.4 mW/°C	672 mW	210 mW
JG (SN75158)	825 mW	6.6 mW/°C	528 mW	N/A
Р	1000 mW	8.0 mW/°C	640 mW	N/A

recommended operating conditions

		SN55158			SN75158			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V	
High-level input voltage, VIH	2			2			V	
Low-level input voltage, VIL			0.8			0.8	V	
High-level output current, IOH	I		- 40			- 40	mA	
Low-level output current, IQL			40			40	mA	
Operating free-air temperature, TA	- 55		125	0		70	°C	

TEXAS INSTRUMENTS

SN55158, SN75158 **DUAL DIFFERENTIAL LINE DRIVERS**

electrical characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†			SN551	58		UNIT			
ĺ	PAHAMETEH	1 12	I CONDI	IUNS	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	UNII
VIK	Input clamp voltage	V _{CC} = M	N, I ₁ =	~ 12 mA		- 0.9	1.5		- 0.9	- 1.5	٧
∨он	High-level output voltage	V _{CC} = M V _{IH} ~ 2 \		= 0.8 V, = -40 mA	2	3.0		2.4	3.0		V
VOL	Low-level output voltage			= 0.8 V, - 40 mA		0.2	0.4		0.2	0.4	٧
VOD1	Differential output voltage	VCC = M	VCC = MAX, IO = 0			3.5	2V _{OD2}		3.5	2VOD2	V
VOD2	Differential output voltage	VCC = M	N		2	3.0		2	3.0		٧
4 (VOD	Change in magnitude of differential output voltage §	I Voc = MAX		$R_1 = 100 \Omega$		± 0.02	± 0.4		± 0.02	±0.4	v
voc	Common-mode output voltage			See Figure 1		1.9	3		1.8	3	V
ΔIVOC	Change in magnitude of common-mode output voltage §					± 0.01	± 0.4		± 0.01	±0.4	V
ю	Output current with power off	v _{CC} = 0				0.1	100 100 ± 100		0.1	100 100 ± 100	μΛ.
h	Input current at maximum input voltage	V _{CC} = M	4X, V _I =	5.5 V			1			1	mA
ΉΗ	High-level input current	V _{CC} - M	AX, V _I =	2.4 V			40			40	μA
ΊL	Low-level input current	V _{CC} = MAX, V _I - 0.4 V			- 1	- 1.6		1	1.6	mA	
los	Short-circuit output current #	VCC = M	XΑ		- 40	- 90	~ 150	40	~ 90	- 150	mA
lcc	Supply current (both drivers)	V _{CC} = M _i No load,		ts grounded, - 25°C		37	50		37	50	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25 °C

	DADAMETED	TEST		N5515	8	S	3	UNIT	
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	See Figure 2,		16	25		16	25	ns
tPHL	Propagation delay time, high-to-low-level output	Termination A		10	20		10	20	ns
tPLH	Propagation delay time, low-to high-level output	See Figure 2,		13	20		13	20	ns
tPHL	Propagation delay time, high-to-low-level output	Termination B		9	15		9	15	ns
[†] TLH	Transition time, low-to-high-level output	See Figure 2,		4	20		4	20	ns
tTHL	Transition time, high-to-low-level output	Termination A		4	20		4	20	ns
	Overshoot factor	See Figure 2,			10			10	0/
	Overshoot factor	Termination C			10			10	%

[‡] All typical values are at V_{CC} = 5 V and T_A = 25 °C except for V_{OC}, for which V_{CC} is as stated under test conditions. $^{\S}\Delta|V_{OD}|$ and $\Delta|V_{OC}|$ are the changes in magnitudes of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level

In EIA Standard RS-422-A, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}. #Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.






FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES




NOTES: A. The pulse generator has the following characteristics: $Z_0 = 50 \ \Omega$, $t_W = 25 \ \text{ns}$, PRR $\leq 10 \ \text{MHz}$.

B. C_L includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES






¹Data for temperatures below 0°C and above 70°C are applicable to SN55158 circuits only.




TYPICAL CHARACTERISTICS†



[†]Data for temperatures below 0 °C and above 70 °C are applicable to SN55158 circuits only.

TYPICAL CHARACTERISTICS



SN75159

DUAL DIFFERENTIAL LINE DRIVERS WITH 3 STATE OUTPUTS

SEPTEMBER 1986

- Meets EIA Standard RS-422-A
- Single 5-V Supply
- **Balanced Line Operation**
- TTL-Compatible
- High-Impedance Output State for Party-Line Applications
- High-Current Active-Pull-Up Outputs
- **Short-Circuit Protection**
- **Dual Channels**
- Clamp Diodes at Inputs

(TOP VIEW) NC 1 14 VCC 13 | 2Z 12 | 2Y 11 | 2B 1Z 🔲 2 1Y [1 A [18 75 10 2A 9 2EN 1EN | 6 GND [8 TNC

D, J, OR N PACKAGE


NC - No internal connection

description

The SN75159 dual differential line driver with three-state outputs is designed to provide all the features of the SN75158 line driver with the added feature of driver output controls. There is an individual control for each driver. When the output control is low, the associated outputs are in a high-impedance state and the outputs can neither drive nor load the bus. This permits many devices to be connected together on the same transmission line for party-line applications.

The SN75159 is characterized for operation from 0°C to 70°C.


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)

28





schematic (each driver)



V ... V_{CC} bus

Resistor values shown are nominal.

DUAL DIFFERENTIAL LINE DRIVERS WITH 3 STATE OUTPUTS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Off-state voltage applied to open-collector outputs
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
J package
N package
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260 °C

- NOTES: 1. All voltage values except differential output voltage V_{OD} are with respect to the network ground terminal. V_{OD} is at the Y output with respect to the Z output.
 - For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the
 J package to 856 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.
 In the J package, SN75159 chips are glass mounted.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC	4	.75	5	5.25	V
High-level input voltage, VIH		2			V
Low-level input voltage, VIL				0.8	V
High-level output voltage, IOH				40	mA
Low-level output current, IOL				40	mA
Operating free-air temperature, TA		0		70	°C

DUAL DIFFERENTIAL LINE DRIVERS WITH 3 STATE OUTPUTS

electrical characteristics over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	$V_{CC} = 4.75 V$				~ 0.9	- 1.5	V
Voн	High-level output voltage		IOH = -40 mA		2.4	3.0		V
VOL	Low-level output voltage	$V_{CC} = 4.75 \text{ V},$ $V_{IH} = 2 \text{ V},$	I _{OL} = 40 mA			0.25	0.4	V
Vok	Output clamp voltage	$V_{CC} = 5.25 \text{ V},$				- 1.1	~ 1.5	V
v ₀	Output voltage		5.25 V, I _O = 0		0		6	V
VOD1	Differential output voltage	$V_{CC} = 5.25 \text{ V},$	I _O = 0				2V _{OD2}	V
VOD2	Differential output voltage	V _{CC} = 4.75 V			2	3.0		V
Δ V _{OD}	Change in magnitude of differential output voltage ‡	V _{CC} = 4.75 V				± 0.02	±0.4	v
	Common-mode output voltage §	V _{CC} = 5.25 V	25 V R _L = 100 Ω, See Figure 1		1.8	3	l v	
voc	Common-mode output voltage-	V _{CC} = 4.75 V				1.5	3	
Δ V _{OC}	Change in magnitude of common-mode output voltage [‡]	V _{CC} = 4.75 V to 5.25 V				± 0.01	±0.4	٧
			V _O = 6 V			0.1	100	
lo	Output current with power off	$V_{CC} = 0$	VO = -0.25 V			- 0.1	- 100	μΑ
•			VO = -0.25 V 1	o 6 V			±100	
			T _A = 25 °C,	$V_O = 0$ to V_{CC}			± 10	
	Off the state of t	$V_{CC} = 5.25 \text{ V},$		V _O = 0			- 20	
loz	Off-state (high impedance-	Output controls	TA = 70°C	V _O = 0.4 V			± 20	μА
	state) output current	at 0.8 V	1 A = 70.C	V _O = 2.4 V			± 20	
				VO = VCC			20	
t _i	Input current at maximum input voltage	V _{CC} = 5.25 V,	V _I = 5.5 V				1	mA
ΊΗ	High-level input current	$V_{CC} = 5.25 \text{ V},$	V _J = 2.4 V				40	μΑ
IIL	Low-level input current	$V_{CC} = 5.25 V_r$	V _I = 0.4 V			- 1	- 1.6	mA
los	Short-circuit output current	V _{CC} = 5.25 V			- 40	- 90	- 150	mA
lcc	Supply current (both drivers)	$VCC = 5.25 \text{ V},$ $T_A = 25 ^{\circ}C$	Inputs grounded,	No load,		47	65	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V and T_A = 25 °C except for V_{OC}, for which V_{CC} is as stated under test conditions.

 $^{^{4}\}text{AVOD}$ and $^{4}\text{AVOC}$ are the changes in magnitudes of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level.

In EIA Standard RS-422-A, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS.

¹ Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics over operating free-air temperature range, VCC = 5 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYPT	MAX	UNIT
tPLH Pro	ppagation delay time, low-to-high-level output	C _L = 30 pF, R _L = 100 Ω, See Figure 2,		16	25	ns
tPHL Pro	ppagation delay time, high-to-low level output	Termination A		11	20	ns
tPLH Pro	ppagation delay time, low-to-high-level output	C 15 - F C - F - 2 T B		13	20	ns
tpHL Pro	ppagation delay time, high-to-low-level output	C _L = 15 pF, See Figure 2, Termination B		9	15	ns
tTLH Tra	ansition time, low-to-high-level output	$C_L = 30 \text{ pF}, R_L = 100 \Omega, \text{ See Figure 2},$		4	20	ns
THL Tre	ensition time, high-to-low-level output	Termination A		4	20	ns
tpZH Ou	tput enable time to high level	$C_L = 30 \text{ pF}, R_L = 180 \Omega, \text{ See Figure 3}$		7	20	ns
tpzL Ou	tput enable time to low level	C _L = 30 pF, R _L = 250 Ω, See Figure 4		14	40	ns
tpHZ Ou	tput disable time from high level	$C_L = 30 \text{ pF}, R_L = 180 \Omega, \text{ See Figure 3}$		10	30	ns
tpLZ Ou	itput disable time from low level	C _L = 30 pF, R _L = 250 Ω, See Figure 4		17	35	ns
Ov	ershoot factor	R _L = 100 Ω, See Figure 2, Termination C			10	%

[†] All typical values are at $T_A = 25$ °C.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A
v _o	V _{oa} , V _{ob}
V _{OD1}	V _o
V _{OD2}	Vt
Δ V _{OD}	$ v_t - \overline{v}_t $
Voc	Vos
ΔIVOC	Vos - Vos
los	IIsal, IIsbl
10	II _{xa} I, II _{xb}

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES




NOTES: A. The pulse generator has the following characteristics: Z_{Out} = 50 Ω , PRR \leq 10 MHz

B. Ct includes probe and jig capacitance.

FIGURE 2. tplH, tpHL, tTLH, tTHL, AND OVERSHOOT FACTOR




TEST CIRCUIT




NOTES: A. The pulse generator has the following characteristics: $Z_{out}=50~\Omega_c$ PRR $\leq 500~kHz$ B. C_U includes probe and jig capacitance:

FIGURE 3. tPZH AND tPHZ




TEST CIRCUIT





VOLTAGE WAVEFORMS


NOTES: A. The pulse generator has the following characteristics: $Z_{OUt} = 50 \Omega$, PRR $\leq 500 \text{ kHz}$. C. C_L includes probe and jig capacitance.


FIGURE 4. tPZL AND tPLZ

















SN75172 QUADRUPLE DIFFERENTIAL LINE DRIVER

APRIL 1988


Meets EIA Standards RS-422-A and RS-485

- Meets CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Output Voltage Range of -7 V to 12 V
- Active-High and Active-Low Enables
- Thermal Shutdown Protection
- Positive- and Negative-Current Limiting
- Operates from Single 5-V Supply
- Low Power Requirements
- Functionally Interchangeable with AM26LS31

description

The SN75172 is a monolithic quadruple differential line driver with three-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. The device is optimized for balanced multipoint bus transmission at rates of up to 4 megabaud. Each driver features wide positive and negative common-mode output voltage ranges making it suitable for party-line applications in noisy

J OR N PACKAGE (TOP VIEW) V₁₆ V_{CC} 1A [1 1Y 🔲 2 15 4A 1Z 🛚 3 14 2 4Y ENABLE G ☐4 13 🔲 4Z 12 ☐ ENABLE G 2Z 🛮 5 11 3Z 10 3Y 9 3A 2Y 🛮 6 2A 🛮 7 GND ∏8




NC-No internal connection

The SN75172 provides positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C. This device offers optimum performance when used with the SN75173 or SN75175 quadruple differential line receivers.

The SN75172 is characterized for operation from 0°C to 70°C.

logic symbol†



FUNCTION TABLE (EACH DRIVER)

INPUT	ENABLES		OUT	PUTS
Α	G	Ğ	Υ	Z
н	н	Х	Н	L
L	н	х	L	н
н	X	L	н	L
L	х	L	L	н
×	L	н	Z	z

H = high level


L = low level

X = irrelevant

Z = high impedance (off)


Pin numbers shown are for J and N packages.

logic diagram (positive logic)



 $[\]fill^{\dagger}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, VCC
Input voltage
Continuous total dissipation
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package 260 °C

NOTE 1: All voltage values are with respect to the network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW
J	1025 mW	8.2 mW/°C	656 mW
N	1150 mW	9.2 mW/°C	736 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4	1.75	5	5.25	V
High-level input voltage, V _{IH}		2			V
Low-level input voltage, V _{IL} .				0.8	V
Common-mode output voltage, VOC				-7 to 12	V
High-level output current, IQH				-60	mA
Low-level output current, IOL				60	mA
Operating free-air temperature, TA		0		70	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT		
VIK	Input clamp voltage	I _I = -18 mA				~ 1.5	V		
٧o	Output voltage	10 = 0		0		6	V		
VOD1	Differential output voltage	IO = 0		1.5		6	V		
		D 100.0	C 5' 1	½ Vop1					
VOD2	Differential output voltage	R _L = 100 Ω,	See Figure 1	2			V		
		$R_L = 54 \Omega$,	See Figure 1	1.5	2.5	5	V		
V _{OD3}	Differential output voltage	See Note 2		1.5		5	V		
AIV1	Change in magnitude of					± 0.2	v		
4 VOD	differential output voltage‡				±0.2	V			
· · ·	C	D 54.0 100			+ 3	v			
voc	Common-mode output voltage §	R _L = 54 Ω or 100			~ 1	V			
MVI	Change in magnitude of					. 0.2	v		
7 AOC	common-mode output voltage ‡				±0.2	v			
10	Output current with power off	V _{CC} = 0,	V _O = -7 V to 12 V			± 100	μА		
loz	High-impedance-state output current	$V_0 = -7 \text{ V to } 12$	V			± 100	μА		
[†] IH	High-level input current	V _I = 2.7 V				20	μА		
IIL	Low-level input current	V _I = 0.5 V				- 360	μА		
		V _O = −7 V				- 180			
los	Short-circuit output current	V _O = V _{CC} V _O = 12 V					180	mA	
	6	A1 1 1	Outputs enabled		38	60			
'CC	Supply current (all drivers)	No load	Outputs disabled		18	40	mA		

 $^{^{\}dagger}$ All typical values are at VCC = 5 V and TA = 25 °C.

[§] In EIA Standard RS-422-A, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS} NOTE 2: See EIA Standard RS-485 Figure 3-5, Test Termination Measurement 2.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS 485
v _o	V _{oa} , V _{ob}	V _{oa} , V _{ob}
V _{OD1}	V _o	v _o
V _{OD2}	$V_t (R_L = 100 \Omega)$	V _t (R _L = 54 Ω)
V _{OD3}		V _t (Test Termination) Measurement 2)
Δ VOD	$ V_t - \nabla_t $	$ \nabla_t - \nabla_t $
Voc	Vos	Vos
ΔIVOCI	Vos - Vos	Vos-Vos
los	Ilsa I. Isb	
10	Ixa , Ixb	lia. lib

[‡] ∆[V_{OD}] and ∆[V_{OC}] are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT		
†DD	Differential-output delay time	$R_1 = 54 \Omega$	See Figure 2		45	65	ns
†TD	Differential-output transition time	nt - 54 11,	see rigure 2		80	120	ns
tPZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 3		80	120	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 4		45	80	ns
tPHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 3		78	115	ns
†PLZ	Output disable time from low level	R _L = 110 Ω,	See Figure 4		18	30	ns

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES




FIGURE 2. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_r \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_0 = 50$ Ω . B. C_L includes probe and stray capacitance.




FIGURE 3. tPZH AND tPHZ

5 V INPUT 1 5 V - 110 Ω OUTPUT 0 V or 3 V -tPZL 5 V GENERATOR 0.5 V 50 Ω 2.3 V CL - 50 pF OUTPUT (SEE NOTE A) SEE NOTE B VOL

> TEST CIRCUIT **VOLTAGE WAVEFORMS**


FIGURE 4. tPZL AND tPLZ


NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle = 50%, Z_{out} = 50 ft.


B. C_L include probe and jig capacitance.


C. To test the active-low enable \overline{G} , ground G and apply an inverted waveform to \overline{G} .


зv 늘(SEE NOTE C)












TYPICAL APPLICATION



NOTE A: The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

FIGURE 11

SN75173

QUADRUPLE DIFFERENTIAL LINE RECEIVER


JULY 1990

- Meets EIA Standards RS-422-A, RS-423-A, and RS-485
- Meets CCITT Recommendations V. 10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Input Voltage Range . . . – 12 to 12 V
- Input Sensitivity . . . ± 200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 kΩ Min
- Operates from Single 5-V Supply
- Low Power Requirements
- Plug-in Replacement for AM26LS32


description

The SN75173 is a monolithic quadruple differential line receiver with 3-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A, RS-423-A, and RS-485 and several CCITT recommendations. The device is optimized for balanced multipoint bus transmission at rates up to 10 megabits per second. The four receivers share two ORed enable inputs, one active when high, the other active when low. The device features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ± 200 mV over a common-mode input voltage range of - 12 to 12 V. Fail safe design ensures that if the inputs are open circuited, the outputs will always be high. The SN75173 is designed for optimum performance when used with the SN75172 or SN75174 quadruple differential line drivers.

The SN75173 is characterized for operation from 0 $^{\circ}$ C to 70 $^{\circ}$ C.




logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL	ENA	BLES	OUTPUT
A – B	G	Ğ	Y
V _{ID} ≥ 0.2 V	н	Х	Н
VID ≥ 0.2 V	х	L	н
-0.2 V < V _{ID} < 0.2 V	Н	×	7
-0.2 V C VID C 0.2 V	х	L	7
V _{ID} ≤ -0.2 V	Н	х	L
VID 3 -0.2 V	Х	L	L
X	L	н	Z

H - high level


L = low level

X = irrelevant

? = indeterminate

Z = high impedance (off)

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1) 7 V Input voltage, A or B inputs ± 25 V
Differential input voltage (see Note 2)
Enable input voltage
Low-level output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
D package
J package
N package
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
 - 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.
 - For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the
 J package to 566 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C.
 In the J package, SN75173 chips are glass mounted.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	٧
Common-mode input voltage, V _{IC}			±12	٧
Differential input voltage, VID			±12	٧
High-level input voltage, VIH	2			٧
Low-level input voltage, VIL			0.8	٧
High-level output current, IOH			-400	μΑ
Low-level output current, IOL			16	mA
Operating free-air temperature, TA	0		70	°C

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CON	TEST CONDITIONS		TYP	MAX	UNIT		
VTH	Differential-Input high-threshold voltage	.VO = 2.7 V,	$I_0 = -0.4 \text{ mA}$			0.2	V		
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V$	I _O = 16 mA	-0.2			V		
V _{hys}	Hysteresis §				50		mV		
VIK	Enable-input clamp voltage	I _I = -18 mA				- 1.5	V		
VOH	High-level output voltage	V _{ID} = 200 mV,	IOH = ~400 μA	2.7			V		
VOL	Low-level output voltage	V-= - 200 mV	V-s = 200 mV	$V_{1D} = -200 \text{ mV},$	IOL = 8 mA			0.45	V
*OL	Low-level output voltage	VID = -200 mV,	IOL = 16 mA			0.5	1		
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$				± 20	μА		
li .	Line input current	Other input at 0 V,	V _I = 12 V			1	mA		
"	Line input current	See Note 4	V ₁ = -7, V			-0.8	l '''^		
Iн	High-level enable-input current	V _{IH} = 2.7 V				20	μА		
liL.	Low-level enable-input current	V _{IL} = 0.4 V				- 100	μА		
ri	Input resistance			12			kΩ		
los	Short-circuit output current¶			15		- 85	mA		
'cc	Supply current	Outputs disabled				70	mA		

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25 °C.

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	V _{ID} = -1.5 V to 1.5 V, C _L = 15 pF,			20	35	ns
tPHL	Propagation delay time, high-to-low-level output	See Figure 1			22	35	ns
tPZH	Output enable time to high level	C _L = 15 pF,	See Figure 2		17	22	ns
tPZL	Output enable time to low level	C _L = 15 pF,	See Figure 3		20	25	ns
tPHZ	Output disable time from high level	Cլ = 5 pF,	See Figure 2		21	30	ns
^t PLZ	Output disable time from low level	Cլ = .5 pF,	See Figure 3		30	40	ns

[‡]The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for threshold voltage levels only.

[§]Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T-}. See Figure 4.

Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second. NOTE 4: Refer to EIA Standard RS-422-A and RS-423-A for exact conditions.




FIGURE 1. tPLH, tPHL




FIGURE 2. tpHZ, tpZH

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_{out} =$ 50 Ω .
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N916 or equivalent.
 - D. To test the active-low enable G, ground G and apply an inverted input waveform to G.





FIGURE 3. tpzl, tpLZ

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle = 50%,


- $t_r \le 6 \text{ ns}, t_f \le 6 \text{ ns}, Z_{\text{out}} = 50 \Omega.$
- B. C_L includes probe and jig capacitance.
 C. All diodes are 1N916 or equivalent.
- D. To test the active-low enable \overline{G} , ground G end apply an inverted input waveform to \overline{G}



TYPICAL CHARACTERISTICS HIGH-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT VOLTAGE vs VS FREE-AIR TEMPERATURE LOW-LEVEL OUTPUT CURRENT 5.0 0.6 VCC - 5 V 4.5 VOH - High-Level Output Voltage - V VOL - Low-Level Output Voltage - V TA - 25°C 0.5 4.0 3.5 0.4 3.0 2.5 0.3 2.0 0.2 1.5 VCC - 5 V 1.0 0.1 V_{ID} = 0.2 V 0.5 IOH = -440 μA 0 0 0 10 20 30 40 50 80 60 70 0 20 30 25 TA-Free-Air Temperature - °C IOL-Low-Level Output Current-mA FIGURE 6 FIGURE 7 LOW-LEVEL OUTPUT VOLTAGE OUTPUT VOLTAGE FREE-AIR TEMPERATURE ENABLE G VOLTAGE 0.5 VID = 0.2 V Load = 8 kn to ground VOL-Low-Level Output Voltage-V TA - 25°C 0.4 VCC - 5.25 V Vo-Output Voltage-V VCC - 5 V 0.3 3 VCC - 4.75 V 0.2 2 0.1 VCC - 5 V 1 VID - -0.2 V IOL - 8 mA 0 0 20 0 0.5 1.5 3 10 30 40 50 60 70 2.5 V_I-Enable G Voltage - V TA-Free-Air Temperature - °C

FIGURE 9

FIGURE 8



TYPICAL APPLICATION 1/4 SN75172 1/4 SN75173 1/4 SN75173 1/4 SN75173 1/4 SN75174 1/4 SN75174

NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

MAY 1988

- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode Output Voltage Range of -7 V to 12 V
- Active-High Enable
- Thermal Shutdown Protection
- Positive- and Negative-Current Limiting
- Operates from Single 5-V Supply
- Low Power Requirements
- Functionally Interchangeable with MC3487

description

The SN75174 is a monolithic quadruple differential line driver with three-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. The device is optimized for balanced multipoint bus transmission at rates up to 4 megabaud. Each driver features wide positive and negative common-mode output voltage ranges making it suitable for party-line applications in noisy environments.

The SN75174 provides positive- and negativecurrent limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150 °C. This device offers optimum performance when used with the SN75173 or SN75175 quadruple differential line receivers.

The SN75174 is characterized for operation from 0 $^{\circ}$ C to 70 $^{\circ}$ C.

FUNCTION TABLE (EACH DRIVER)

INPUT	ENABLE OUTP		PUTS
INFO	ENABLE	Y	Z
Н	Н	Н	L
L	н	L	н
×	L	z	z

H = TTL high level, X = irrelevant,

L = TTL low level, Z = High impedance (off)

J OR N PACKAGE (TOP VIEW)


1A	d.	U ₁₆		Vcc
1 Y		15		4A
1Z	\square_3	14		4Y
1,2EN	□₄	13		4Z
2Z	5	12		3,4EN
2Y	□6	.11		3Z
2A		10		3Y
GND	□8	9	ם	3A

DW PACKAGE (TOP VIEW)

٧


NC-No internal connection

logic symbol†





[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each driver (positive logic)



schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage
Continuous total dissipation
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package 260°C

NOTE 1: All voltage values are with respect to the network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW
J	1025 mW	8.2 mW/°C	656 mW
N	1150 mW	9.2 mW/°C	736 mW

recommended operating conditions

	MIT	NOM	MAX	UNIT
Supply voltage, VCC	4.7	5 6	5.25	V
High-level input voltage, VIH		2		V
Low-Level input voltage, VIL			0.8	V
Common-mode output voltage, V _{OC}			-7 to 12	V
High-level output curent, IOH			60	mA
Low-level output current, IOL			60	mA
Operating free-air temperature, TA	()	70	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA				-1.5	V
Voн	High-level output voltage	V _{IH} = 2 V, I _{OH} = -33 mA	V _{IL} = 0.8 V,		3.7		V
VOL	Low-level output voltage	V _{IH} = 2 V, I _{OL} = 33 mA	V _{IL} = 0.8 V,		1.1		v
V _O	Output voltage	10 = 0		0		6	٧
VOD1	Differential output voltage	10 = 0		1.5		6	V
V _{OD2}	Differential output voltage	R _L = 100 Ω,	See Figure 1	½ V _O)1		V
		$R_L = 54 \Omega$	See Figure 1	1.5	2.5	5	V
V _{OD3}	Differential output voltage	See Note 2		1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage [‡]					±0.2	V
voc	Common mode output voltage	R _L = 54 Ω or 100 Ω,	See Figure 1			+ 3 - 1	v
Δ V _{OC}	Change in magnitude of common mode output voltage [‡]					±0.2	٧
10	Output current with power off	V _{CC} = 0,	$V_0 = -7 \text{ V to } 12 \text{ V}$			±100	μА
loz	High-impedance-state output current	$V_0 = -7 \text{ V to } 12 \text{ V}$				± 100	μА
I _{IH}	High-level input current	V _I = 2.7 V				20	μА
IIL.	Low-level input current	V _I = 0.5 V				- 360	μА
		$V_0 = -7 V$				-250	
los	Short-circuit output current	$v_0 = v_{CC}$				180	mA
		V _O = 12 V				500	
lcc	Supply current (all drivers)	No load	Outputs enabled	1	38	60	
100	Supply current (all drivers)	NO IOBU	Oututs disabled		18	40	mA

[†] All typical values are at $V_{CC}=5$ V and $T_A=25$ °C. † $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

NOTE 2: See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST	TEST CONDITIONS		TYP	MAX	UNIT
tDD	Differential-output delay time	- R ₁ = 54 Ω.	See Figure 2		45	65	ns
tTD	Differential-output transition time	nL = 04 11,	See Figure 2		80	120	ns
tPZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 3		80	120	ns
1PZL	Output enable time to low level	$R_L = 110 \Omega$	See Figure 4		55	80	ns
tPHZ	Outut disable time from high level	$R_L = 110 \Omega$	See Figure 3		75	115	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 4		18	30	ns

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
v _o	Voa. Vob	Vos. Vob
V _{OD1}	Vo	Vo
V _{OD2}	V _t (R _L = 100 Ω)	$V_t (R_L = 54 \Omega)$
[VOD3]		V _t (Test Termination Measurement 2)
ΔIVODI	$ \nabla_{\mathbf{t}} - \nabla_{\mathbf{t}} $	$ \nabla_t - \nabla_t $
Voc	V _{os}	V _{os}
Δ[V _{OC}]	Vos - Vos	Vos - Vos
los	Isa I Isb	
10	IIxal, Ixbl	lia, lib

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES



NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz,

duty cycle = 50%, Z_0 = 50 Ω . B. C_L includes probe and stray capacitance.

FIGURE 2. DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES




FIGURE 3. tPZH AND tPHZ








FIGURE 4. tPZL AND tPLZ


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle = 50%, $t_r \leq 5$ ns, $t_f \le 5$ ns, $Z_0 = 50~\Omega$. B. C_L includes probe and stray capacitance.















TYPICAL APPLICATION



NOTE: The line length should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

FIGURE 11

- Meets EIA Standards RS-422-A, RS 423-A. and RS-485
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common Mode Input Voltage Range - 12 V to 12 V
- Input Sensitivity . . . ± 200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 k Ω Min
- Operates from Single 5-V Supply
- Low Power Requirements
- Plug-in Replacement for MC3486

description

The SN75175 is a monolithic quadruple differential line receiver with 3-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A, RS-423-A, and RS-485 and several CCITT recommendations. The device is optimized for balanced multipoint bus transmission at rates up to 10 megabits per second. Each of the two pairs of receivers has a common active-high enable.


The receivers feature high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range of ±12 V. The SN75175 is designed for optimum performance when used with the SN75172 or SN75174 quadruple differential line drivers.

The SN75175 is characterized for operation from 0°C to 70°C.


FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL INPUTS A — B	ENABLE	OUTPUT Y
V _{ID} ≥ 0.2 V	н	н
-0.2 V < V _{ID} < 0.2 V	н	7
V _{ID} ≥ -0.2 V	н	L
X	L	Z

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)





logic symbol[†]



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12


logic diagram (positive logic)







schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Constitution of the Alberta Alberta
Supply voltage, VCC (see Note 1)
Input voltage, A or B inputs
Differential input voltage (see Note 2)
Enable input voltage
Low-lavel output current
Low-level output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
D package
J package
1025 mw
N Package
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package300°C
-300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 260°C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

3. For operation above 25°C free-air temperature, derate the D package to 608 mW at 70°C at the rate of 7.6 mW/°C, the J package to 656 mW at 70°C at the rate of 8.2 mW/°C, and the N package to 736 mW at 70°C at the rate of 9.2 mW/°C. In the J package, SN75175 chips are glass mounted.

recommended operating conditions

	MI	MON V	MAX	UNIT
Supply voltage, V _{CC}	4.7	5 5	5.25	V
Common-mode input voltage, VIC			± 12	V
Differential input voltage, V _{ID}			± 12	V
High-level enable input voltage, VIH		2		·V
Low level enable input voltage, VIL			0.8	V
High-level output current, IOH			- 400	μА
Low-level output current, IOL			16	mA
Operating free-air temperature, TA)	70	°C

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
Vтн	Differential-input high-threshold voltage	$V_0 = 2.7 \text{ V}, \qquad I_0 = -0.4 \text{ m}$	nA			0.2	V
VTL	Differential-input low-threshold voltage	$V_{O} = 0.5 \text{ V}, \qquad I_{O} = 16 \text{ mA}$		-0.2 [‡]			v
V _{hys}	Hysteresis [§]				50		·mV
VIK	Enable-input clamp voltage	I _I 18 mA				- 1.5	V
VOH	High-level output voltage	$V_{ID} = 200 \text{ mV}, I_{OH} = -400$	μA, See Figure 1	2.7			V
VOL	Low-level output voltage	V _{ID} = -200 mV, See Figure 1	I _{OL} = 8 mA			0.45	v
			I _{OL} = 16 mA	ļ		0.5	
loz	High-impedance-state output current	V _O = 0.4 V to 2.4 V				± 20	μА
1.	Line input current	Other input at 0 V,	V _I = 12 V			1	
l _l	Line input current	See Note 4	V1 = -7 V			- 0.8	mA
ίн	High-level enable-input current	V _{IH} = 2.7 V				20	μА
liL.	Low-level enable-input current	V _{IL} = 0.4 V				- 100	μА
ri	Input resistance			12			kΩ
los	Short-circuit output current			- 15		- 85	mA
¹ CC	Supply current	Outputs disabled				70	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 \text{ °C}$.

NOTE 4: Refer to EIA standards RS-422-A, RS-423-A, and RS-485 for exact conditions.

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	C ₁ = 15 pF.	See Figure 2		22	35	ns
^t PHL	Propagation delay time, high-to-low-level output	С[≃ 15 рғ.	see rigure 2		25	35	ns
†PZH	Output enable time to high level	C ₁ = 15 pF,	See Figure 3		13	30	ns
†PZL	Output enable time to low level	C[= 15 pr,	See rigure 3		19	30	ns
^t PHZ	Output disable time from high level	C ₁ = 15 pF,	See Figure 3		26	35	ns
†PLZ	Output disable time from low level	CL = 15 pr,	See rigure 3		25	35	ns

[‡] The algebraic convention, in which the less postitive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

⁵ Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T-}. See Figure 4.

Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.




FIGURE 1. VOH, VOL





FIGURE 2. PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle = 50%, $t_{\rm f} \leq$ 6 ns, $t_f \le 6$ ns, $Z_{out} = 50 \Omega$. B. C_L includes probe and stray capacitance.



TEST CIRCUIT





FIGURE 3. ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR $\lesssim 1$ MHz, duty cycle = 50%, $t_f \lesssim 6$ ns, t_f ≤ 6 ns, Z_{out} = 50 Ω.
 B. C_L includes probe and stray capacitance.
 C. All diodes are 1N916 or equivalent.






FIGURE 4

HIGH-LEVEL OUTPUT VOLTAGE

TA-Free-Air Temperature-C

IOH = -440 μA

10 20 30 40 50 60 70

LOW-LEVEL OUTPUT VOLTAGE

VS

LOW-LEVEL OUTPUT CURRENT

VCC = 5 V

TA = 25°C







FIGURE 6 FIGURE 7












FIGURE 9

FIGURE 10





NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

- Bidirectional Transceiver
- Meets EIA Standards RS-422A and CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability. . . ± 60 mA Max
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ± 200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-V Supply
- Low Power Requirements

description

The SN75176A differential bus transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and meets EIA Standard RS-422A and CCITT Recommendations V.11 and X.27.

The SN75176A combines a 3-state differential line driver and a differential-input line receiver both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.





FUNCTION TABLE (DRIVER)

INPUT	ENABLE	OUT	PUTS
D	DE	Α	В
н	Н	н	L
L	н	L	н
×	L	Z	Z


FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS A - B	ENABLE RE	OUTPUT R
V _{1D} > 0.2 V	L	н
-0.2 V < V _{ID} < 0.2 V	L	7
V _{ID} < −0.2 V	L	L
×	н	Z


H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)

logic symbol



logic diagram (positive logic)




description (continued)

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positiveand negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150 °C. The receiver features a minimum input impedance of 12 k Ω , input sensitivity of \pm 200 mV, and a typical input hysteresis of 50 mV.

The SN75176A can be used in transmission line applications employing the SN75172 and SN75174 quadruple differential line drivers and the SN75173 and SN75175 quadruple differential line receivers.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Voltage at any bus terminal
Enable input voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2):
D package
P package
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

 For operation above 25°C free-air temperature, derate the D package to 464 mW at 70°C at the rate of 5.8 mW/°C and derate the P package to 640 mW at 70°C at the rate of 8.0 mW/°C.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	V
Voltage at any bus terminal (separately or common-mode), V	l or VIC	- 7		12	V
High-level input voltage, VIH	D, DE, and RE	2			٧
Low-level input voltage, VIL	D, DE, and RE			0.8	V
Differential input voltage, V _{ID} (see Note 3)				±12	٧
High land areas a constant	Driver			- 60	mA
High-level output current, IOH	Receiver			- 400	μА
Level and a second level	Driver			60	
Low-level output current, IOL	Receiver			8	mA
Operating free-air temperature, TA		0		70	°C

NOTE 3: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted).

	PARAMETER	TEST COM	IDITIONS	MIN	TYP†	MAX	UNIT	
VIK	Input clamp voltage	l _j = -18 mA				- 1.5	V	
Voн	High-level output voltage	V _{IH} = 2 V, I _{OH} = -33 mA	V _{IL} = 0.8 V,		3.7		V	
VOL	Low-level output voltage	V _{IH} = 2 V, I _{OL} = 33 mA	V _{IL} = 0.8 V,		1.1		V	
Vop1	Differential output voltage	10 = 0				2 V _{OD2}	V	
11/1	Differential output voltage	$R_L = 100 \Omega$,	See Figure 1	2	2.7		V	
VOD2	Differential output voltage	$R_L = 54 \Omega$,	See Figure 1	1.5	2.4		1 '	
Δ V _{OD}	Change in magnitude of differential output voltage [‡]					± 0.2	V	
Voc	Common-mode output voltage§	$R_L = 54 \Omega \text{ or } 100 \Omega$,	See Figure 1			3	V	
Δ V _{OC}	Change in magnitude of common-mode output voltage [‡]					±0.2	V	
ю	Output current	Output disabled, See Note 4	$V_0 = 12 \text{ V}$ $V_0 = -7 \text{ V}$			1 -0.8	mA	
ΉΗ	High-level input current	V _I = 2.4 V				20	μА	
IIL.	Low-level input current	V _I = 0.4 V				- 400	μА	
		V ₀ = -7 V				- 250		
los	Short-circuit output current	V _O = V _{CC}				250	mA	
		V ₀ = 12 V				500		
lcc	Supply current (total package)	No load	Outputs enabled		35	50	mA	
Icc	Supply current (total package)	Supply current (total package) No load		Outputs disabled		26	40	

driver switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
tDD	Differential-output delay time	R ₁ = 60 Ω.	See Figure 3		40	60	ns
tTD	Differential-output transition time	n[= 60 ti,	See rigure 3		65	95	ns
^t PZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 4		55	90	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5		30	50	ns
tPHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4		85	130	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5		20	40	ns

[†]All typical values are at V_{CC} = 5 V and T_A = 25 °C. $^{\ddagger}\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level

In EIA Standard RS 422A, VOC, which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS. NOTE 4: This applies for both power on and power off. Refer to EIA Standard RS-422A for exact conditions.

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 V$	I _O = −0.4 mA			0.2	V
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V$,	I _O = 8 mA	-0.2			V
VT + - VT -	Hysteresis 5				50		mV
VIK	Enable-input clamp voltage	lj = -18 mA		1		1.5	V
Vон	High-level output voltage	V _{ID} = −200 mV, See Figure 2	I _{OH} = -400 μA,	2.7			v
VOL	Low-level output voltage	V _{ID} = -200 mV, See Figure 2	IOL = 8 mA,			0.45	v
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4$	v ,			± 20	μА
I.	Line input current	Other Input = 0 V,	V ₁ - 12 V			1	T .
<u>ዛ</u>	Line input current	See Note 4	V _I = -7 V			0.8	mA
ин	High-level enable-input current	V _{IH} = 2.7 V	***************************************			20	μА
IIL	Low-level enable-input current	V _{IL} = 0.4 V				- 100	μА
rį	Input resistance			12			kΩ
los	Short-circuit output current			- 15		- 85	mA
laa	Supply current (total package)	No. 1	Outputs enabled	35	35	50	T .
lcc		No load Outputs disabled			26	40	mA

receiver switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$			21	35	ns
tPHL	Propagation delay time, high-to-low-level output	$C_L = 15 pF$,	See Figure 6		23	35	ns
^t PZH	Output enable time to high level	C ₁ = 15 pF,	S 5: 7		10	30	ns
tPZL	Output enable time to low level	С[= 15 рг,	See Figure 7		12	30	ns
^t PHZ	Output disable time from high level	C ₁ = 15 pF,	C F: 7		20	35	ns
^t PLZ	Output disable time from low level	C[= 15 pr,	See Figure 7		17	35	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

‡The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for commonstration. mode input voltage and threshold voltage levels only.

 $^{^{9}}$ Hysteresis is the difference between the positive-going input threshold voltage, V_{T+} , and the negative-going input threshold voltage, VT ... See Figure 4.

NOTE 4: This applies for both power on and power off. Refer to EIA Standard RS-422A for exact conditions.




FIGURE 1. DRIVER VOD AND VOC




FIGURE 2. RECEIVER VOH AND VOL




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES




FIGURE 5. DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_f \le 6$ ns, $t_{\uparrow} \le 6$ ns, $t_{\downarrow} \le 6$ ns, $t_{\downarrow} \le 6$ ns, $t_{\uparrow} \le 6$ ns, $t_{\downarrow} \le 6$ ns, t_{\downarrow}

B. Ci includes probe and jig capacitance.






FIGURE 6. RECEIVER PROPAGATION DELAY TIMES




FIGURE 7. RECEIVER OUTPUT ENABLE AND DISABLE TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, t_f <6 ns, $t_f \le 6$ ns, $Z_{Out} = 50~\Omega$. B. C_L includes probe and jig capacitance.

DRIVER HIGH-LEVEL OUTPUT VOLTAGE DRIVER HIGH-LEVEL OUTPUT CURRENT VCC = 5 V VOH - High Level Output Voltage-V 4.5 TA = 25°C 4 3.5 3 2.5 2 1.5 1 0.5 0 -20 --60 -80 -100-120IOH-High Level Output Current-mA

FIGURE 8

DRIVER DIFFERENTIAL OUTPUT VOLTAGE

DRIVER OUTPUT CURRENT

4

3.5

VCC = 5 V

TA = 25°C

1.5

0 0.5

0 10 20 30 40 50 60 70 80 90 100

10 - Output Current—mA


FIGURE 10

DRIVER LOW-LEVEL OUTPUT VOLTAGE DRIVER LOW-LEVEL OUTPUT CURRENT VCC = 5 V 4.5 - Low Level Output Voltage-V TA = 25°C 4 3.5 3 2.5 2 1.5 1 1 ٧٥٢ 0.5 0 0 20 60 80 100 120 IOL - Low Level Output Current-mA

FIGURE 9

RECEIVER LOW-LEVEL OUTPUT VOLTAGE RECEIVER LOW-LEVEL OUTPUT CURRENT 0.6 VCC = 5 V TA = 25°C VOL-Low-Level Output Voltage-V 0.5 0.4 0.3 0.2 0.1 0 10 15 20 25 30 IOL-Low Level Output Current-mA

FIGURE 11






FIGURE 12





FIGURE 14

TYPICAL APPLICATION



NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS SEPTEMBER 1989

- Bidirectional Transceiver
- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability. . . ±60 mA Max
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ± 200 mV
- Receiver Input Hysteresis . . . 50 mV Tvp
- Operates from Single 5-V Supply
- Low Power Requirements

description

The SN65176B and SN75176B differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet EIA Standard RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27.

The SN65176B and SN75176B combine a 3-state differential line driver and a differential input line receiver both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

D, JG, OR P PACKAGE (TOP VIEW)

(IOI VIEVO)							
В□	10	8	□ vcc				
RE 🗌	2	7	В				
DE [3	6] A				
PΩ	4	5	GND				

FUNCTION TABLE (DRIVER)


INPUT	ENABLE	OUTPUTS		
D	DE	Α	В	
н	н	н	L	
L	н	L	н	
x	L	z	Z	

FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS A - B	ENABLE ŘĒ	OUTPUT R
V _{ID} > 0.2 V	L	н
-0.2 V < V _{ID} < 0.2 V	L	7
V _{ID} ≤ -0.2 V	L	L
×	н	z


- H = high level, L = low level, ? = indeterminate,
- X = irrelevant, Z = high impedance (off)

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)






SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150 °C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of \pm 200 mV, and a typical input hysteresis of 50 mV.

The SN65176B and SN75176B can be used in transmission line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

The SN65176B is characterized for operation from $-40\,^{\circ}\text{C}$ to $105\,^{\circ}\text{C}$ and the SN75176B is characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

schematics of inputs and outputs



SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	V
Voltage at any bus terminal10 V to 15	
Enable input voltage	
Continuous total power dissipation (see Note 2) See Dissipation Rating Tab	le
Operating free-air temperature range: SN65176B40°C to 105°	,C
SN75176B	
Storage temperature range65°C to 150°	,C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds: D or P package 260°	
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: JG package	'nC

NOTES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

2. In the JG package, the chips are glass mounted.

DISSIPATION RATING TABLE

PACKAGE	TA = 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	TA = 105°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	261 mW
JG	825 mW	6.6 mW/°C	528 mW	297 mW
P	1100 mW	8.8 mW/°C	702 mW	396 mW

recommended operating conditions

				MIN	TYP	MAX	UNIT
Supply voltage, V _{CC}			4.75	5	5.25	٧	
V-la	-1	made) Vi es Via				12	V
voltage at any bus terminal (separati	Voltage at any bus terminal (separately or common mode), V _I or V _{IC}					- 7	•
High-level input voltage, VIH		D, DE, and RE		2			v
Low-level input voltage, VIL		D, DE, and RE				0.8	V
Differential input voltage, V _{ID} (see Note 3)				±12	٧		
Illah lauah awar a arang da		Driver				- 60	mA
High-level output current, IOH		Receiver				- 400	μА
		Driver				60	mA
Low-level output current, IOL		Receiver				8	mA
O	SN65176B			- 40		105	°C
Operating free-air temperature, TA	SN75176B			0		70	

NOTE 3: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDIT	rions†	MIN	TYP‡	MAX	UNIT	
VIK	Input clamp voltage	l _j = −18 mA				- 1.5	V	
v _o	Output voltage	IO = 0		0		6	V	
V _{OD1}	Differential output voltage	IO = 0		1.5		6	V	
		$R_L = 100 \Omega$,	See Figure 1	¼ V _{OD}	1			
VOD2	Differential output voltage		200 1 ig 210 1	2			V	
		R _L = 54 Ω,	See Figure 1	1.5	2.5	5	V	
V _{OD3}	Differential output voltage	See Note 4		1.5		5	V	
Δ V _{OD}	Change in magnitude of differential output voltage §					±0.2	v	
voc	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			+ 3 - 1	v	
ΔIVOC	Change in magnitude of common-mode output voltage §					±0.2	٧	
ю	Output current	Output disabled, See Note 5	$V_0 = 12 \text{ V}$ $V_0 = -7 \text{ V}$			1 - 0.8	mA	
lН	High-level input current	V _I = 2.4 V				20	μΑ	
IIL.	Low-level input current	V _I = 0.4 V				- 400	μА	
		$V_0 = -7 V$				- 250		
		rt-circuit output current $V_0 = 0$ $V_0 = V_{CC}$		V ₀ = 0			- 150	•
los	Short-circuit output current					250	250 mA	
		V _O = 12 V		1		250		
loo	Supply current (total package)	No load	Outputs enabled		42	55	mA	
'cc	Supply current (total package)	140 1080	Outputs disabled		26	35	1 '''^	

[†] The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs. ‡ All typical values are at V_{CC} = 5 V and T_A = 25 °C.

driver switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
tDD	Differential-output delay time	D = 54.0	C F: 2		15	22	ns
^t TD	Differential-output transition time	$R_L = 54 \Omega$,	See Figure 3		20	30	ns
tPZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 4		85	120	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5		40	60	ns
tPHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4		150	250	ns
†PLZ	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5		20	30	ns

[§] $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.

NOTES: 4. See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.

This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
v _o	V _{oa} , V _{ob}	V _{oa} , V _{ob}
V _{OD1}	V _o	Vo
V _{OD2}	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
V _{OD3}		V _t (Test Termination Measurement 2)
Δ V _{OD}	$ V_t - \overline{V}_t $	$ \nabla_{\mathbf{t}} - \overline{\nabla}_{\mathbf{t}} $
Voc	V _{os}	V _{os}
ΔIVOCI	V _{os} − V̄ _{os}	Vos − Vos
los	IIsal, IIsbl	
10	I _{xa} l, II _{xb} l	l _{ia} , l _{ib}

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP [†]	MAX	UNIT
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 V$	I _O = -0.4 mA			0.2	V
VTL	Differential-input low-threshold voltage	$V_{O} = 0.5 V_{r}$	I _O = 8 mA	~ 0.2‡			V
Vhys	Hysteresis §				50		mV
VIK	Enable-input clamp voltage	II = -18 mA				- 1.5	V
Vон	High-level output voltage	V _{ID} = -200 mV, See Figure 2	I _{OH} = -400 μA,	2.7			V
VOL	Low-level output voltage	V _{ID} = -200 mV, See Figure 2	I _{OL} = 8 mA,			0.45	V
loz	High-impedance-state output current	V _O = 0.4 V to 2.4	V			± 20	μΑ
ų	Line input current	Other input = 0 V	,			1 - 0.8	mA
ΊΗ	High-level enable-input current	V _{IH} = 2.7 V				20	μΑ
4L	Low-level enable-input current	V _{IL} = 0.4 V				- 100	ı.A
ri	Input resistance			12			kΩ
los	Short-circuit output current			- 15		- 85	mA
Icc	Supply current (total package)	No load	Outputs enabled Outputs disabled		42 26	55 35	mA

receiver switching characteristics, VCC = 5 V, TA = 25 °C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$V_{ID} = 0 \text{ to } 3 \text{ V},$		21	35	ns
tPHL	Propagation delay time, high-to-low-level output	C _L = 15 pF, See Figure	6	23	35	ns
tPZH	Output enable time to high level	C _I = 15 pF, See Figure	7	10	20	ns
tPZL	Output enable time to low level	CL = 15 pr, See rigure	/	12	20	ns
tPHZ	Output disable time from high level	C 15 pF See Figure	7	20	35	ns
tPLZ	Output disable time from low level	C _L = 15 pF, See Figure 7	/	17	25	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

‡ The algebraic convention, in which the less-positive (more negative) limit is designated minimum, is used in this data sheet for commonships of the convention of the common shape of the convention of the conve mode input voltage and threshold voltage levels only.

 $^{^{5}}$ Hysteresis is the difference between the positive-going input threshold voltage, V_{T+} , and the negative-going input threshold voltage, V_T_. See Figure 4.

NOTE 6: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.



V_{OL} V_{OH} V_{OH} V_{OH}

FIGURE 1. DRIVER VOD AND VOC

FIGURE 2. RECEIVER VOH AND VOL




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES




FIGURE 5. DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \pm 1 MHz, 50% duty cycle, $t_r \pm$ 6 ns, $t_t \pm$ 6 ns, $Z_{\text{Out}} =$ 50 Ω .

B, CL includes probe and jig capacitance.




FIGURE 6. RECEIVER PROPAGATION DELAY TIMES






FIGURE 7. RECEIVER OUTPUT ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \le 1 MHz, 50% duty cycle, $t_r \le$ 6 ns, $t_f \le$ 6 ns, $Z_{out} = 50~\Omega$.

B. C_L includes probe and jig capacitance.





DRIVER DIFFERENTIAL OUTPUT VOLTAGE





FIGURE 10





RECEIVER HIGH-LEVEL OUTPUT vs




FIGURE 11

FIGURE 11




FIGURE 12

RECEIVER LOW-LEVEL OUTPUT VOLTAGE





FIGURE 13

FIGURE 14






FIGURE 17. TYPICAL APPLICATION CIRCUIT

NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

JANUARY 1990

- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Bus Voltage Range . . . −7 V to 12 V
- Positive and Negative Current Limiting
- Driver Output Capability . . . 60 mA Max
- Driver Thermal Shutdown Protection
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ± 200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-V Supply
- Low Power Requirements

description

The SN75177B and SN75178B differential bus repeaters are monolithic integrated devices each designed for one-way data communication on multipoint bus transmission lines. These devices are designed for balanced transmission bus line applications and meet EIA Standard RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. Each device is designed to improve the performance of the data communication over long bus lines. The SN75177B and SN75178B are identical except for the complementary enable inputs, which allow the devices to be used in pairs for bidirectional communication.

SN75177B . . . D, JG, OR P PACKAGE (TOP VIEW)



SN75178B . . . JG OR P PACKAGE (TOP VIEW)



SN75177B FUNCTION TABLE

DIFFERENTIAL INPUTS	ENABLE	OUTPUTS		
A-8	EN	T	Υ	Z
V _{ID} ≥ 0.2 V	н	н	н	L
-0.2 V < V _{ID} < 0.2 V	н	?	7	7
V _{ID} ≤ 0.2 V	н	L	L	н
x	L	Z	Z	Z

SN75178B FUNCTION TABLE

DIFFERENTIAL INPUTS	ENABLE OUTPUTS		OUTPUT		
A – B	ĒN	Т	Υ	Z	
V _{ID} ≥ 0.2 V	L	н	н	L	
-0.2 V < V _{ID} < 0.2 V	L	7	?	7	
$V_{ID} \leq 0.2 V$	L	L	L	н	
×	н	z	Z	Z	

H = high level, L = low level, ? - indeterminate,


X = irrelevant, Z = impedance (off)


The SN75177B and SN75178B feature positive- and negative-current limiting 3-state outputs for the receiver and driver. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ± 200 mV over a common-mode input voltage range of -7 V to 12 V. The driver features thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately $150\,^{\circ}\text{C}$. The driver is designed to drive current loads up to 60 mA maximum.

The SN75177B and SN75178B are designed for optimum performance when used on transmission buses employing the SN75172 and SN75174 differential line drivers, SN75173 and SN75175 differential line receivers, or SN75176B bus transceiver.




logic symbols†







 $^{^\}dagger These$ symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagrams (positive logic)





scnematics of inputs and outputs





SN75177B, SN75178B DIFFERENTIAL BUS REPEATERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Voltage range at any bus terminal
Differential input voltage (see Note 2)
Enable input voltage
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
D package
JG package
P package
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package 260 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300 °C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

- 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
- 3. For operation above 25°C free-air temperature, derate the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, the JG package to 528 mW at 70°C at the rate of 6.6 mW/°C. In the JG package, SN751778 and SN75178B chips are glass mounted.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	V
High-level input voltage, VIH	EN or EN	2			V
Low-level linput voltage, VIL	EN or EN			0.8	V
Common-mode input voltage, V _{IC}		-7 [†]		12	V
Differential input voltage, V _{ID}				± 12	V
High level and a second level	Driver			- 60	mA
High-level output current, IOH	Receiver			- 400	μΑ
Driver				60	A
Low-level output current, IOL	Receiver			8	mA
Operating free-air temperature, TA		0		70	°C

[†]The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage.



DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	l ₁ ≈ -18	mA			- 1.5	V
V _O	Output voltage	I _O = 0		0		6	V
VOD1	Differential output voltage	I _O = 0		1.5		6	V
lv. I	Differential output voltage	R _L = 100	Ω, See Figure 1	½ V _{OD1}			V
VoD2	Dillateurial onthat voitage	R _L = 54 9	1, See Figure 1	1.5	2.5	5	V
Vop3	Differential output voltage	See Note	4	1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage ‡	R _L = 54 (Ω or 100 Ω,			± 0.2	٧
voc	Common-mode output voltage	See Figure	1			3 - 1	٧
Δ VOC	Change in magnitude of common-mode output voltage ‡					±0.2	٧
10	Output current	V _{CC} = 0,	V _O 7 V to 12 V			±100	μΑ
loz	High-impedance-stage output current	V _O ≈ -7				± 100	μΑ
ΉΗ	High-level input current	V ₁ = 2.4 \	V			20	μА
I)L	Low-level input current	V _I = 0.4 \	V			- 400	μА
		V _O = -7 V			-		
los	Short-circuit output current	VO = VCC				250	mA
		V _O = 12				250	
1	Sumply surrent (total pookses)	No load	Outputs enabled		57	70	^
_I CC	CC Supply current (total package) No loa		Outputs disabled		26	35	mA

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5$ V and $T_{A} = 25$ °C.

driver switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
tDD	Differential-output delay time	$R_1 = 54 \Omega$	See Figure 3		15	22	ns
tŢD	Differential-output transition time	nL = 54 11,	See Figure 3		20	30	ns
tPZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 4		85	120	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5		40	60	nş
tPHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4		150	250	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5		20	30	ns

 $^{^{\}frac{1}{4}}\Delta|V_{OD}|$ and $\Delta|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

NOTE 4: See EIA Standard RS-485 from Figure 3.5, Test Termination Measurement 2.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
v _o	Voa. Vob	Voa. Vob
V _{OD1}	v _o	v _o
V _{OD2}	V _t (R _L = 100 Ω)	V _t (R _L = 54 Ω)
V _{OD3}		V _t (Test termination Measurement 2)
ΔIV _{OD} I	$ v_t - \overline{v}_t $	$ v_t - \overline{v}_t $
voc	Vos	V _{os}
Δ V _{OC}	Vos - Vos	Vos - Vos
los	IIsal. IIsb	
I _O	I _{xa} , I _{xb}	l _{ia} , l _{ib}

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Vтн	Differential-input high-threshold voltage	$V_0 = 2.7 V$,	I _O = -0.4 mA			0.2	V
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V_r$	IO = 8 mA	- 0.2‡			V
Vhys	Hysteresis [§]			1	50		mV
VIK	Enable-input clamp voltage	lj = −18 mA				- 1.5	V
V _{OH}	High-level output voltage	V _{ID} = 200 mV, See Figure 2	$I_{OH} = -400 \mu A$	2.7			٧
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$ See Figure 2	I _{OL} = 8 mA,			0.45	٧
	High land days	V _O = 0.4 V to 2.4 V				- 400	
loz	High-impedance-state output current						μА
	1: !	Other input at 0 V,	V _I = 12 V			1	
lį.	Line input current	See Note 5	V ₁ = -7 V			-0.8	mA
ΉΗ	High-level enable-input current	$V_{IH} = 2.7 V$				20	μА
IIL	Low-level enable-input current	V _{IL} = 0.4 V				- 200	μΑ
rį	Input resistance			12			kΩ
los	Short-circuit output current			- 15		- 85	mA
1	6 1 11 11 1	No. 1	Outputs enabled		57	70	
ıcc	Supply current (total package)	No load	Outputs disabled		26	35	mA


receiver switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT		
tPLH	Propagation delay time, low-to-high-level output	$V_{1D} = -1.5 \text{ V to } 1.5 \text{ V},$			19	35	ns	
tPHL	Propagation delay time, high-to-low-level output	C _L = 15 pF,	See Figure 6		30	40	ns	
tPZH	Output enable time to high level	C _L = 15 pF,	See Figure 7		10	20	ns	
tPZL	Output enable time to low level				12	20	ns	
^t PHZ	Output disable time from high level	C _L = 15 pF,	C 15 of	See Figure 8		25	35	ns
tPLZ	Output disable time from low level		15 pr. See rigure 8		17	25	ns	

 $^{^{\}uparrow}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. ‡ The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for commonstration. mode input voltage and threshold voltage levels only

Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative going input threshold voltage. VT _ . See Figure 12.

NOTE 5: Refer to EIA Standard RS-422 for exact conditions.






FIGURE 1. DRIVER VOD AND VOC

FIGURE 2. RECEIVER VOH AND VOL




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES (tpzh, tphz)

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_f \leq 6$ ns, $t_f \leq 6$ ns, $t_{OUT} = 50~\Omega$.
 - B. C_L includes probe and jig capacitance.




FIGURE 5. DRIVER ENABLE AND DISABLE TIMES (tPZL, tPLZ)





FIGURE 6. RECEIVER PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_f \leq 6$ ns, $t_$

B. C_L includes probe and jig capacitance

PARAMETER MEASUREMENT INFORMATION OUTPUT 2 kΩ (See Note C) CL GENERATOR 50 Ω CL = 15 pF (See Note B) (See Note A) ้รร TEST CIRCUIT



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle $\approx 50\%$, $t_r = t_f = 6$ ns, $Z_0 = 50 \Omega$
 - B. C_L includes probe and jig capacitance
 C. All diodes are 1N916 or equivalent.

FIGURE 7. RECEIVER ENABLE AND DISABLE TIMES




FIGURE 8

0.5

0

o

DRIVER DIFFERENTIAL OUTPUT VOLTAGE

-60 -80 -100 -120

IOH-High Level Output Current-mA




FIGURE 10

DRIVER LOW-LEVEL OUTPUT VOLTAGE




FIGURE 9

RECEIVER OUTPUT VOLTAGE




FIGURE 11




FIGURE 12




FIGURE 14




FIGURE 13




FIGURE 15

APPLICATION INFORMATION SN75176B SN75176B SN75176B

NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

FIGURE 16. TYPICAL APPLICATION CIRCUIT

SN75179B DIFFERENTIAL DRIVER AND LINE RECEIVER PAIR

AUGUST 1989

- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- Bus Voltage Range . . . 7 V to 12 V
- Positive and Negative Current Limiting
- Driver Output Capability . . . 60 mA Max
- Driver Thermal Shutdown Protection
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ± 200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-V Supply
- Low Power Requirements

description

The SN75179B driver and bus receiver circuit is a monolithic integrated device designed for balanced transmission line applications and meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. It is designed to improve the performance of full-duplex data communications over long bus lines.

The SN75179B driver outputs provide limiting for both positive and negative currents. The receiver features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ± 200 mV over a common-mode input voltage range of -12 V to 12 V. The driver provides thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately $150\,^{\circ}\text{C}$. The device is designed to drive current loads of up to 60 mA maximum.

The SN75179B is characterized for operation from $0\,^{\circ}\text{C}$ to $70\,^{\circ}\text{C}$.

D, JG, OR P PACKAGE (TOP VIEW)



FUNCTION TABLE (DRIVER)


INPUT	OUTPUTS
D	ΥZ
Н	H L
L	LH

FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS	OUTPUT
A - B	R
V _{ID} ≥ 0.2 V	Н
-0.2 V < V _{ID} < 0.2 V	. 7
V _{ID} ≤ ~0.2 V	L


H = high level, L = low level, ? = indeterminate

logic symbol†





¹This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Voltage at any bus terminal
Differential input voltage (see Note 2)
Continuous total dissipation at (or below 25 °C free-air temperature (see Note 3):
D package
JG package
P package
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package 260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300°C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

- 2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.
- 3. For operation above 25°C free-air temperature, derate the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, the JG package to 528 mW at 70°C at the rate of 6.6 mW/°C and the P package to 640 mW at 70°C at the rate of 8.0 mW/°C... In the JG package SN751798, chips are glass mounted.

SN75179B DIFFERENTIAL DRIVER AND LINE RECEIVER PAIR

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	V
High-level input voltage, VIH	Driver		!		V
Low-level input voltage, V _{IL}	Driver			0.8	V
Common-mode input voltage, V _{IC}		-7		12	V
Differential input voltage, V _{ID}				± 12	V
High-level output current, IOH	Driver			- 60	mA
High-level output current, IOH	Receiver			-400	μΑ
Law law law and a second law	Driver			60	
Low-level output current, IQL	Receiver			8	mA
Operating free-air temperature, TA		(70	°C

[†] The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage.

DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS		MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	l _l = -18 mA				-1.5	٧
V _O	Output voltage	10 = 0		0		6	V
VOD1	Differential output voltage	10 = 0		1.5		6	٧
VOD2	Differential output voltage	R _L = 100 Ω,	See Figure 1	½ V _{OD1}			V
	F	$R_L = 54 \Omega$,	See Figure 1	1.5	2.5	5	V
VOD3	Differential output voltage	See Note 4		1.5		5	V
Δ VOD	Change in magnitude of differential output voltage §					± 0.2	V
v _{oc}	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			+3	٧
Δ V _{OC}	Change in magnitude of common-mode output voltage §					±0.2	٧
10	Output current	V _{CC} = 0,	$V_0 = -7 \text{ V to } 12 \text{ V}$			±100	μА
ΊΗ	High-level input current	V _I = 2.4 V				20	μА
^I IL	Low-level input current	V _I = 0.4 V				- 200	μА .
loo	Short-circuit output current	V ₀ = -7 V				- 250	
los	Short-circuit output current	V _O = V _{CC} or 12 V				250	mA
¹ CC	Supply current (total package)	No load			57	70	mA

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V and T_A = 25 °C.

driver switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
†DD	Differential-output delay time	Β ₁ – 54 Ω.	See Figure 3		15	22	ns
tTD.	Differential-output transition time	n_ = 64 u,	See Figure 3		20	30	ns



[§]Δ[V_{OD}] and Δ[V_{OC}] are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

NOTE 4: See EIA Standard RS-485, Figure 3.5, Test Termination Measurement 2.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
V _O	Voa, Vob	V _{oa} , V _{ob}
Von1	V _o	v _o
V _{OD2}	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
V _{OD3}		V _t (Test termination Measurement 2)
Δ VOD	$ \nabla_t - \nabla_t $	V _t - V̄ _t
Voc	V _{os}	V _{os}
Δ VOC	Vos − Vos	$ V_{os} - \nabla_{os} $
los	Isal, Isb	
10	I _{xa} , I _{xb}	lia, lib

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)


PARAMETER		PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 V$	$I_0 = -0.4 \text{ mA}$			0.2	V
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V$	Io = 8 mA	-0.2			V
Vhys	Hysteresis §				50		mV
VOH	High-level output voltage	V _{ID} ≠ 200 mV, See Figure 2	$I_{OH} = -400 \mu A$	2.7			v
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$ See Figure 2	IOL ≈ 8 mA,			0.45	v
	Li i A	Other input at 0 V,	V _I = 12 V	1		1	
14	Line input current	See Note 5	V ₁ = -7 V			- 0.8	mA
ri	Input resistance			12			kΩ
ios	Short-circuit output current			- 15		- 85	mA
ICC	Supply current (total package)	No load			57	70	mA

§Hysteresis is the difference between the positive-going input threshold voltage, VT + , and the negative-going input threshold voltage, VT - . NOTE 5: Refer to EIA Standard RS-422-A for exact conditions.

receiver switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	$V_{1D} = -1.5 \text{ V}$	to 1.5 V,		19	35	ns
tPHL	Propagation delay time, high-to-low-level output	CL = 15 pF,	See Figure 4		30	40	ns

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C. ‡ The algebraic convention, where the less-positive (more-negative) limit is designated minimum, is used in this data sheet for commonstration. mode input voltage and threshold voltage levels only.






FIGURE 1. DRIVER VOD AND VOC

FIGURE 2. RECEIVER VOH AND VOL




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES





FIGURE 4. RECEIVER PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns. $t_0 \leq$ 6 ns. $t_0 \leq$ 6 ns. $t_0 \leq$ 6 ns. $t_0 \leq$ 70 ns.

B. C_L includes probe and jig capacitance.



DRIVER LOW-LEVEL OUTPUT VOLTAGE LOW-LEVEL OUTPUT CURRENT 5 VCC - 5 V 4.5 VOL - Low-Level Output Voltage - V TA - 25°C 3.5 3 2.5 2 1.5 1 0.5 0 120 IOL - Low-Level Output Current - mA

In-Output Current-mA

FIGURE 7

0

0 10 20

30 40 50 60

DRIVER DIFFERENTIAL OUTPUT VOLTAGE


DIFFERENTIAL INPUT VOLTAGE VCC - 5 V 10 - 0 TA - 25°C 4 Vo - Output Voltage - V VIC VIC VIC -- 12 V οv 12 V 3 - 125 - 75 -25 0 25 50 75 100 125 I_{ID} - Differential Input Voltage - mA


FIGURE 6

RECEIVER OUTPUT VOLTAGE

FIGURE 8

70 80 90 100





RECEIVER LOW-LEVEL OUTPUT VOLTAGE




FIGURE 11

RECEIVER LOW-LEVEL OUTPUT VOLTAGE




FIGURE 12

SEPTEMBER1990

- Three Bidirectional Transceivers
- Driver Meets EIA Standards RS-422A and RS-485 and CCITT Recommendations V.11 and X.27 and ANSI Standard X3.131-1986
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for 25-MBaud Operation in Both Serial and Parallel Applications
- Low Skew . . . 6 ns Max
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply Current Requirements 90 mA Max
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capacity . . . ± 60mA
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedances . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ± 300 mV Max
- Receiver Input Hysteresis . . . 60 mV Typ
- Operates from a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection
- Features Independent Direction Controls for Each Channel

description

The SN75ALS170 triple differential bus transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and the driver meets EIA Standards RS-422-A and RS-485 and CCITT recommendations V.11 and X.27 and ANSI Standard X3.131-1986.

DW PACKAGE (TOP VIEW)

	_	TT-	•
1D [1	20	1B
1DIR [2	19] 1A
NC [3	18] NC
GND [4	17] NC
NC [5	16] v _{cc}
2D [6	15	2B
2DIR [7	14] 2A
NC [8	13	3B
3D []	9	12] 3A
3DIR [10	- 11] NC

NC-No internal connection

J PACKAGE (TOP VIEW)

	_	77	1
1D[1	14] 1B
1DIR	2	13] 1A
GND[3	12) v _{cc}
2D[4	11	2B
2DIR[5	10] 2A
3D[6	9	3B
3DIR[7	8] 3A

Function Table (each driver)

INPUT	DIR	ОПТ	PUTS
D		Α	В
Н	Н	н	L
L	н	L	н
X	L	z	Z

Function Table (each receiver)

DIFFERENTIAL INPUTS A – B	DIR	OUTPUT R
V _{ID} ≥ 0.3 V	L	Н
- 0.3 V < V _{ID} < 0.3 V	L	?
V _{ID} ≤ ~ 0.3 V	L	L
×	н	z

H = high level, L = low level, ? = indeterminate;

X = irrelevant, Z = high impedance (off)




description (continued)

The SN75ALS170 operates from a single 5-V power supply. The drivers and receivers have active-high and active-low enables, respectively, which are internally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{CC} = 0$. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN75ALS170 is characterized for operation from 0°C to 70°C.


logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


Pin numbers shown are for DW package.

logic diagram (positive logic)





schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Voltage range at any bus terminal	– 10 V to 15 V
Enable input voltage	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300°C

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	T _A = 70°C POWER RATING
ĎW	1125 mW	9.0 mW/°C	720 mW
J	1025 mW	8.2 mW/°C	656 mW

recommended operating conditions

			MIN	TYP	MAX	UNIT
Supply voltage, VCC			4.75	5	5 25	v
Voltage at any bus terminal (separately o	r common mode), V _I or V _{IC}				12 - 7	٧
High-level input voltage, VIH	D, DIR		2			v
Low-level input voltage, V _{IL}	D, DIR				0.8	V
Differential input voltage, VID (see Note 2	2)				± 12	V
High-level output current, Inh	Driver	The second second			- 60	mA
uidu-iesei ontbut couleur' iOH	Receiver				- 400	μА
Low-level output current, IOI	Driver				60	mA
LOW-level output current, IOE	Receiver				8	IBA
Operating free-air temperature, TA			0		70	^C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B

DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	MIN	TYP‡	MAX	UNIT
VIK	input clamp voltage	I _I = -18 mA				-1.5	V
Vο	Output voltage	I _O = 0		0		6	V
VOH	High-level output voltage	V _{CC} = 4.75 V, V _{IH} = 2 V, V _{IL} = 0.8 V	IOH = -55 mA	2.7			v
VOL	Low-level output voltage	$V_{CC} = 4.75 \text{ V},$ $V_{IL} = 0.8 \text{ V},$	V _{IH} = 2 V, I _{OL} = 55 mA			1.7	ν
VOD1	Differential output voltage	IO =: 0		1.5		6	٧
VOD2	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2 V _{OD1}			V
		$R_L = 54 \Omega$,	See Figure 1	1.5	2.5	5	V
V _{OD3}	Differential output voltage	V _{test} = -7 V to 12 V,	See Figure 2	1.5		5	٧
Δ V _{OD}	Change in magnitude of differential output voltage§					±0.2	٧
voc	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	$R_L = 54 \Omega$ or 100 Ω . See Figure 1			+3	٧
Δ V _{OC}	Change in magnitude of common-mode output voltage§					±0.2	٧
lo.	Output current	Output disabled, See Note 3	V _O = 12 V V _O = -7 V			-0.8	mA
ΊН	High-level input current	V _I = 2.4 V				20	μA
ηL	Low-level input current	V _I = 0.4 V		1		-400	μΑ
		V _O = -7 V	V _O = -7 V			-250	
1	Short-circuit output current [¶]	$V_O = 0$				-150	mA
los	Short-circuit output current"	AO = ACC				250	шА
_		VO = 12 V				250	
lcc	Supply current	No load	Outputs enabled		69	90	mA
-			Outputs disabled	1	57	78	

[†] The power off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs. ‡ All typical values are at V_{CC} = 5 V and T_A = 25°C.

[§] $\Delta \mid V_{OD} \mid$ and $\Delta \mid V_{OC} \mid$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level

[¶] Duration of the short-circuit current should not exceed one second.

NOTE 3: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

SN75ALS170 TRIPLE DIFFERENTIAL BUS TRANSCEIVER

driver switching characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYPT	MAX	UNIT
too.	Differential-output delay time	R _L = 54 Ω, See Figure 3	C _L = 50 pF,	3	8	13	
.00	Differential-output detay time	$R_{L1} = R_{L3} = 165 \Omega$, $C_{L} = 60 pF$,	R _{L2} ≈ 75 Ω. See Figure 6	3	8	13	ns
0) (1)		R _L = 54 (), See Figure 3	C _L = 50 pF.		1	6	
	Skew (t _{DDH} -t _{DDL})	$R_{L1} = R_{L3} = 165 \Omega$, $C_{L} = 60 pF$,	$R_{L2} = 75 \Omega$. See Figure 6		1	6	ns
	Differential-output transition time	R _L = 54 Ω, See Figure 3	C _L = 50 pF.	3	8	13	
[†] ΤD	Silver String Couper Warranton Wille	$R_{L1} = R_{L3} = 165 \Omega$, $C_{L} = 60 pF$,	R _{L2} = 75 11. See Figure 6	3	8	13	ns
IPZH	Output enable time to high level	$H_L = 110 \Omega$.	See Figure 4		30	50	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$	See Figure 5		30	50	ns
lPHZ	Output disable time from high level	R _L = 110 Ω.	See Figure 4	3	8	13	ns
1PLZ	Output disable time from low level	$A_L = 110 \Omega$,	See Figure 5	3	8	13	ns
1PDE	Differential-output enable time	RL1 = RL3 = 165 11.	$R_{L2} = 75 \Omega$.	8	30	45	ns
tPDZ	Differential-output disable time	C _L = 60 pF,	See Figure 7	5	10	15	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_{A} = 25 ^{\circ}\text{C}$.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
v _O	V _{oa} . V _{ob}	Voa. Vob
VOD1	v _o	Vo
V _{OD2}	Vt (RL = 100 11)	Vt (RL = 54 11)
V _{OD3}		V _t (Test Termination Measurement 2)
V _{test}	The second secon	V _{tst}
7 AOD	$ V_t - V_t $	
Voc	I Vos I	Vos
ΔIVOCI	Vos - Vos	V _{os} - V _{os}
los	Isa I. IIsb	
Ю	li _{xa} l. li _{xb} l	la. lib

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
VTH	Differential-input high-threshold voltage	V _O = 2.7 V,	$I_O = -0.4 \text{ mA}$			0.3	٧
VTL	Differential-input low-threshold voltage	$V_{O} = 0.5 V$	I _O = 8 mA	-0.3 [‡]			٧
Vhys	Hysteresis [§]				60		m۷
VIK	Enable-input clamp voltage	I ₁ = -18 mA				~1.5	٧
Vон	High-level output voltage	V _{ID} = 300 mV, See Figure 8	$l_{OH} = -400 \mu\text{A}$	2.7			٧
VOL	Low-level output voltage	V _{ID} = - 300 mV, See Figure 8	I _{OL} = 8 mA,			0.45	٧
	Library and a second and a second assessment	V _O = 2.4 V				20	μА
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V}$				-400	μл
	Line in a second	Other input = 0 V,	V _I = 12 V			1	mA
4	Line input current	See Note 4	$V_I = -7 V$			-0.8	
lН	High-level enable-input current	V _{IH} = 2.7 V				20	μA
l _{IL}	Low-level enable-input current	V _{IL} = 0.4 V				-100	μΑ
ri	Input resistance			12			kΩ
los	Short-circuit output current	V _{ID} = 300 mV,	V _O = 0	-15		-85	mA
	Sur-lu sur-lu	N. J. J.	Outputs enabled		69	90	mA
lcc	Supply current	No load	Outputs disabled		57	78	IIIA

[‡] The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 4: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.

receiver switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output		C _L = 15 pF,	9	14	19	ns
tPHL	Propagation delay time, high-to-low-level output	V _{ID} = -1.5 V to 1.5 V, See Figure 9		9	14	19	ns
	Skew (tpLH - tpHL)	See Figure 9			2	6	ns
tPZH	Output enable time to high level	C ₁ = 15 pF,	See Figure 10		7	14	ns
tPZL	Output enable time to low level	- C[= 13 pr.	See rigule 10		7	14	ns
tPHZ	Output disable time from high level	C ₁ = 15 pF,	See Figure 10		20	35	ns
tPLZ	Output disable time from low level	J CF = 13 Pr.	See i igure 10		8	17	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T-}. See Figure 4.




FIGURE 1. DRIVER $V_{\mbox{\scriptsize OD}}$ AND $V_{\mbox{\scriptsize OC}}$




FIGURE 2. DRIVER VOD3




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR < 1 MHz, 50% duty cycle, t_f < 6 ns, t_f < 6 ns, $Z_0 = 50 \Omega$. B. CL includes probe and jig capacitance.




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES




FIGURE 5. DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR < 1 MHz, 50% duty cycle, t_f < 6 ns, t_f < 6 ns, $Z_0 = 50 \ \Omega$. B. C_L includes probe and jig capacitance.





FIGURE 6. DRIVER DELAY AND TRANSITION TIMES WITH DOUBLE-DIFFERENTIAL-SCSI TERMINATION FOR THE LOAD

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \le 1 MHz, 50% duty cycle, $t_f \le 6$ ns, t_f

B. C_L includes probe and jig capacitance.



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 6 ns, $Z_0 = 50 \ \Omega$.

B. CL includes probe and jig capacitance.

FIGURE 7. DRIVER DIFFERENTIAL-ENABLE AND DISABLE TIMES WITH A DOUBLE-SCSI TERMINATION





FIGURE 8. RECEIVER VOH AND VOL





OUTPUT - 0 V VOL \$1 to 1.5 V \$1 to -1.5 V INPUT INPUT S2 closed S2 closed S3 closed S3 closed tPHZ -IPLZ -VOH OUTPUT OUTPUT 1 1 3 V - VOL VOLTAGE WAVEFORMS

FIGURE 10. RECEIVER OUTPUT ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \le 1 MHz, 50% duty cycle, $t_r \le 6$ ns, $t_f \le 6$ ns, t_f

B. C_L includes probe and jig capacitance.





11 FIGURE 12


DRIVER DIFFERENTIAL OUTPUT VOLTAGE

DRIVER OUTPUT CURRENT A 3.5 VCC = 5 V TA = 25°C 1.5 0 10 20 30 40 50 60 70 80 90 100 IQ — Output Current—mA

FIGURE 13



RECEIVER HIGH-LEVEL OUTPUT VOLTAGE



RECEIVER HIGH-LEVEL OUTPUT VOLTAGE




FIGURE 14

RECEIVER LOW-LEVEL OUTPUT VOLTAGE

vs

RECEIVER LOW-LEVEL OUTPUT CURRENT





FIGURE 16


FIGURE 15





RECEIVER OUTPUT VOLTAGE

vs ENABLE VOLTAGE



RECEIVER OUTPUT VOLTAGE

CLIVER OUTFOI VOLTAG

ENABLE VOLTAGE 6 $V_{ID} = -0.3 V$ VCC = 5.25 V Load = 1 kΩ to VCC TA = 25°C 5 VCC = 4.75 V Vo - Output Voltage - V VCC - 5 V 3 2 0 0.5 1.5 2.5 VI -- Enable Voltage -- V

FIGURE 19

APPLICATION INFORMATION 1/3 SN75ALS170 1/3 SN75ALS170 UP TO 32 TRANSCEIVERS

FIGURE 20. TYPICAL APPLICATION CIRCUIT

NOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.




FIGURE 21. TYPICAL DIFFERENTIAL SCSI APPLICATION CIRCUIT

APPLICATION INFORMATION TO SCSI BUS TO RESET LOGIC =

FIGURE 22. TYPICAL DIFFERENTIAL SCSI BUS INTERFACE IMPLEMENTATION



SN75ALS171 TRIPLE DIFFERENTIAL BUS TRANSCEIVER OCTOBER 1990

- Three Bidirectional Transceivers
- Driver Meets EIA Standards RS-422A and RS-485 and CCITT Recommendations V.11 and X.27 and ANSI Standard X3.131-1986
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for 25-MBaud Operation in Both Serial and Parallel Applications
- Low Skew . . . 6 ns Max
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Features Independent Driver Enables and Combined Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltages Ranges
- Driver Output Capacity . . . ± 60mA
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedances . . . 12 k Ω Min
- Receiver Input Sensitivity . . . ± 300 mV Max
- Receiver Input Hysteresis . . . 60 mV Typ
- Operates from a Single 5-V Supply
- Giitch-Free Power-Up and Power-Down Protection
- Low Supply Current Requirements 90 mA Max

DW OR J PACKAGE (TOP VIEW)

	•		
1R [abla	J 20] 1B
1DE [2	19] 1A
1D [] 3	18	RE
GND [4	17] CDE
GND [5	16] v _{cc}
2R [6	15] 2B
2DE [7	14] 2A
2D [8	13] 3B
3R [9	12] 3A
3DE [10	11] 3D

FUNCTION TABLE (EACH DRIVER)

1	INPUT	ENA	ABLE	OUT	PUTS
	D	DE	CDE	A	В
	н	н	Н	Н	L
1	L	н	н	L	н
	x	L	X	z	Z
ı	×	×	L	z	Z

FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL INPUTS	ENABLE	OUTPUT
A – B	ŔĔ	R
V _{ID} ≥ 0.3 V	L	Н
-0.3 V < V _{ID} < 0.3 V	L	?
V _{ID} ≤ ~0.3 V	L	L
x	н	Z

H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)

description


The SN75ALS171 triple differential bus transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and the driver meets EIA Standards RS-422-A and RS-485 and CCITT recommendations V.11 and X.27 and ANSI Standard X3 131-1986

The SN75ALS171 operates from a single 5-V power supply. The drivers and receivers have individual active-high and active-low enables, respectively, which can be externally connected together to function as a direction control. The driver differential output and the receiver differential input pairs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or $V_{\rm CC}$ is at 0 V. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.


The SN75ALS171 is characterized for operation from 0°C to 70°C.



CDE 17 G5 1DE 2 5EF




logic diagram (positive logic)



¹This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs.



SN75ALS171 TRIPLE DIFFERENTIAL BUS TRANSCEIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Voltage range at any bus terminal	10 V to 15 V
Enable input voltage	5.5 V
Continuous total power dissipation	
Operating free-air temperature range	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW package	
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: Unackage	300°C

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	T _A = 70°C POWER RATING
DW	1125 mW	9.0 mW/°C	720 mW
J	1025 mW	8.2 mW/°C	656 mW

recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
Voltage at any bus terminal (separately or common mode), V _I or V _{IC}		- 7		12	V
High-level input voltage, VIH	D, CDE, DE, and RE	2			V
Low-level input voltage, V _{IL}	D, CDE, DE, and RE			0.8	V
Differential input voltage, VID (see Note 2)				±12	V
	Driver			- 60	mA
High-level output current, IOH	Receiver			- 400	μА
Driver				60	
Low-level output current, IOL	Receiver	1		8	mA
Operating free-air temperature, TA		0		70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

PARAMETER		TEST CON	TEST CONDITIONS†		TYP‡	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA	I _I = -18 mA			-1.5	V
Vo	Output voltage	IO = 0		0		6	V
VOH	High-level output voltage	V _{CC} = 4.75 V, V _{IH} = 2 V, V _{IL} = 0.8 V	I _{OH} ~55 mA	2.7			٧
VOL	Low-level output voltage	V _{CC} - 4.75 V, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 55 mA			1.7	٧
VOD1	Differential output voltage	IO = 0		1.5		6	V
V _{OD2}	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2 V _{OD1}			V
		$R_L = 54 \Omega$,	See Figure 1	1.5	2.5	5	V
V _{OD3}	Differential output voltage	$V_{test} = -7 V to 12 V$	See Figure 2	1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage§					±0.2	٧
Voc	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			+3	٧
Δ VOC	Change in magnitude of common-mode output voltage§				•	±0.2	٧
ю	Output current	Output disabled, See Note 3	$V_{O} = 12 \text{ V}$ $V_{O} = -7 \text{ V}$			-0.8	mA
ΊΗ	High-level enable-input current	D and DE CDE	V _{IH} = 2.7 V			20 60	μА
կլ	Low-level enable-input current	D and DE CDE	V _{IL} = 0.4 V	-100 -900			μΛ
los	Short-circuit output current ^e	V _O = -7 V	V _O = -7 V			-250	
		V _O = 0			- 150		mA
		$\Lambda^{O} = \Lambda^{CC}$	AO = ACC			250	
		V _O = 12 V				250	
lcc	Supply current	No load	Outputs enabled Outputs disabled		69 57	90 78	mA

[†] The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs.

[‡] All typical values are at V_{CC} = 5 V and T_A = 25"C.

[§] $\Delta \mid V_{OD} \mid$ and $\Delta \mid V_{OC} \mid$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.

Duration of the short-circuit current should not exceed one second.

NOTE 3: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

SN/5ALS1/1 TRIPLE DIFFERENTIAL BUS TRANSCEIVER

driver switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		ARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
		R _L = 54 Ω, See Figure 3	C _L = 50 pF,	3	8	13	
OO	Differential-output delay time	$R_{L1} = R_{L3} = 165 \Omega$, $C_{L} = 60 \text{ pF}$, See Figure 6	$R_{L2} = 75 \Omega$, $V_{TERM} = 5 V$,	3	8	13	ns
-	Chou/Han. Inc. I	$R_L = 54 \Omega$, See Figure 3	C _L = 50 pF,		1	6	
	Skew (tDDHtDDL)	$R_{L1} = R_{L3} = 165 \Omega$, $C_{L} = 60 \text{pF}$,	R _{L2} = 75 f1. See Figure 6		1	6	ns
		R _L = 54 Ω, See Figure 3	C _L = 50 pF,	3	8	13	
t _{TD}	Differential-output transition time	R _{L1} = R _{L3} = 165 Ω, C _L = 60 pF, See Figure 6	R _{L2} = 75 Ω, V _{TERM} = 5 V,	3	8	13	ns
tpzH	Output enable time to high level	R _L = 110 1).	See Figure 4		30	50	ns
IPZL	Output enable time to low level	AL = 110 11.	See Figure 5		30	50	ns
1PHZ	Output disable time from high level	R _L = 110 Ω,	See Figure 4	3	8	13	ns
tPLZ	Output disable time from low level	R _L = 110 Ω,	See Figure 5	3	8	13	ns
^t PDE	Differential output enable time	RL1 = RL3 = 165 11.	R _{L2} = 75 11.	8	30	45	ns
1PDZ	Differential output disable time	C _L = 60 pF.	See Figure 7	5	10	15	ns

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
v _O	V _{oa} , V _{ob}	Voa. Vob
VOD1	v _o	Vo
V _{OD2}	Vt (RL = 100 11)	Vt (AL = 54 11)
I V _{OD3} I		V _t (Test Termination Measurement 2)
V _{test}		V _{tst}
Δ V _{OD}	$ V_t - V_t $	V _t - V _t
Voc	V _{os}	Vos
Δ V _{OC}	Vos - Vos	Vos - Vos
los	Isal, Isbl	
10	xa xb	lia. lib

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
VTH	Differential-input high-threshold voltage	$V_0 = 2.7 V_1$	$I_0 = -0.4 \text{ mA}$			0.3	٧
VTL	Differential-input low-threshold voltage	V _O = 0.5 V,	I _O = 8 mA	-0.3 [‡]			٧
V _{hys}	Hysteresis [§]				60	-	mV
VIK	Enable-input clamp voltage	lj = -18 mA				-1.5	٧
Vон	High-level output voltage	V _{ID} = 300 mV, See Figure 8	I _{OH} = -400 μA,	2.7			٧
VOL	Low-level output voltage	V _{ID} ≈ - 300 mV, See Figure 8	I _{OL} = 8 mA,			0.45	٧
loz	High-impedance-state output current	V _O = 0.4 V to 2.4 V				±20	μА
1.	Line input auton	Other input = 0 V,	V _I = 12 V			1	mA
4	Line input current	See Note 4	V _I = -7 V			-0.8	IIIA
ήн	High-level enable-input current	V _{IH} = 2.7 V				60	μΑ
IIL.	Low-level enable-input current	V _{IL} = 0.4 V				-300	μΑ
rį	Input resistance			12			kil
los	Short-circuit output current	V _{ID} = 300 mV,	VO = 0	-15		-85	mA
	Supply current	No load	Outputs enabled		69	90	mA
ICC		No load	Outputs disabled		57	78	IIIA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

receiver switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH.	Propagation delay time, low-to-high-level output		- ~1.5 V to 1.5 V, C _L = 15 pF, Figure 9	9	14	19	ns
^I PHL	Propagation delay time, high-to-low-level output	V _{ID} = −1.5 V to 1.5 V, - See Figure 9		9	14	19	ns
	Skew (tpLH tpHL)				2	6	ns
lPZH	Output enable time to high level	- C _L = 15 pF,	See Figure 10		7	14	ns
^I PZL	Output enable time to low level				7	14	ns
¹ PHZ	Output disable time from high level	- C ₁ = 15 pF.	Con Figure 10		20	35	ns
IPLZ	Output disable time from low level	C[± 15 pr,	See Figure 10		8	17	ns

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

Hybrid voltage and interstind voltage series only.

Hybrid voltage, V_{T+}, and the negative-going input threshold voltage, V_{T+}, NOTE 4: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.




FIGURE 1. DRIVER VOD AND VOC




FIGURE 2. DRIVER VOD3




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR s 1 MHz, 50% duty cycle, t_f s 6 ns, t_f s 6 ns, $Z_0 = 50 \ \Omega.$ B. CL includes probe and jig capacitance.




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES




FIGURE 5. DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR s 1 MHz, 50% duty cycle, t_f s 6 ns, t_f s 8 ns, t

 $Z_0 = 50 \ \Omega.$ B. C_L includes probe and jig capacitance.




FIGURE 6. DRIVER DELAY AND TRANSITION TIMES WITH DOUBLE-DIFFERENTIAL-SCSI TERMINATION FOR THE LOAD




FIGURE 7. DRIVER DIFFERENTIAL-ENABLE AND DISABLE TIMES WITH A DOUBLE-SCSI TERMINATION

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \le 1 MHz, 50% duty cycle, $t_f \le 6$ ns, $t_f \le 6$ ns, $z_0 = 50 \ \Omega$.

B. C_L includes probe and jig capacitance.




FIGURE 8. RECEIVER VOH AND VOL




FIGURE 9. RECEIVER PROPAGATION DELAY TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\rm f} \leq$ 6 ns, $t_{\rm f} \leq$ 7 ns, $t_{\rm f} \leq$ 8 ns, $t_{\rm f} \leq$ 9 n $Z_0 = 50~\Omega.$ B. C_L includes probe and jig capacitance.





FIGURE 10. RECEIVER OUTPUT ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_f ≤ 6 ns, t_f ≤ 6 ns, $Z_0 = 50 \Omega$. B. CL includes probe and jig capacitance.






FIGURE 11

FIGURE 12

DRIVER DIFFERENTIAL OUTPUT VOLTAGE





FIGURE 13

TYPICAL CHARACTERISTICS



RECEIVER HIGH-LEVEL OUTPUT VOLTAGE




FIGURE 14




FIGURE 15






FIGURE 16

FIGURE 17

TYPICAL CHARACTERISTICS





#IOTE A: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

FIGURE 20. TYPICAL APPLICATION CIRCUIT

APPLICATION INFORMATION




FIGURE 21. TYPICAL DIFFERENTIAL SCSI APPLICATION CIRCUIT

SN65ALS172, SN75ALS172 QUADRUPLE DIFFERENTIAL LINE DRIVERS

JULY 1991

- Meets EIA Standards RS-422-A and RS-485
- Meets CCITT Recommendations V.11 and
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for 20-MBaud Operation in Both Serial and Parallel Applications
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply Current Requirements 60 mA Max
- Wide Positive and Negative Input/Output **Bus Voltages Ranges**
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- **Driver Positive and Negative Current** Limiting
- Functionally Interchangeable with SN75172

description

The SN65ALS172 and SN75ALS172 are quadruple line drivers with 3-state differential outputs. They are designed to meet the requirements of EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. These devices are optimized for balanced multipoint bus transmission at rates of up to 20 megabaud. Each driver features wide positive and negative common-mode output voltage ranges making them suitable for party-line applications in noisy environments.

The SN65ALS172 and SN75ALS172 provide positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C.

The SN65ALS172 is characterized for operation from -40°C to 85°C and the SN75ALS172 is characterized for operation from 0°C to 70°C.

N PACKAGE (TOP VIEW)

1A [1	16] v _{cc}
1Y[2	15] 4A
1Z [3	14] 4Y
ENABLE G [4	13] 4Z
2Z [12] ENABLE $\overline{\mathbf{G}}$
2Y [6	11] 3Z
2A [GND [7	10] 3Y
GND [8	9] 3A

DW PACKAGE (TOP VIEW)

1		_	
1A []	1	20	V _{CC} 4A
	2	19	4A
	3	18	4Y
1Z []	4	17	NC
ENABLE G	5	16	4Z
2Z []	6	15	ENABLE G
ис []	7	14]]	3Z
2Y [8	13	NC
2A []	9	12	3Y
GND []	10	11 🛭	3A

NC-No internal connection

FUNCTION TABLE (EACH DRIVER)

INPUT	ENABLES		OUT	PUTS
Α	G	Ğ	Y	Z
Н	Н	Х	н	L
L	н	×	L	н
н	х	L	н	L
L	х	L	L	н
×	L	н	Z	Z


H = high level, L = low level, X = irrelevant,

Z = high impedance (off)


logic symbol†

EN 12 ⊽ 1Z 5 2Z 10 11 3Z 14 15 13

logic diagram (positive logic)



schematics of inputs and outputs



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N packages.

SN65ALS172, SN75ALS172 QUADRUPLE DIFFERENTIAL LINE DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7V
Input voltage, V _I	
Output voltage range, VO	–9 V to 14 V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range: SN65ALS172	40°C to 85°C
SN75ALS172	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 sec	conds 260°C

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A < 25°C POWER RATING	DERATING FACTOR	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DW	1125 mW	9 mW/°C	720 mW	585 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		4.75	5	5.25	V	
High-level input voltage, VIH		2			V	
Low-level input voltage, VIL				0.8	V	
Common-mode output voltage, V _{OC}				+12 -7	٧	
High-level output current, IOH				-60	mA	
Low-level output current, IOL				60	mA	
O	SN65ALS172	-40		85		
perating free-air temperature, TA	SN75ALS172	0		70	°C	

SN65ALS172, SN75ALS172 QUADRUPLE DIFFERENTIAL LINE DRIVERS

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	l _I = -18 mA				-1.5	٧
VO	Output voltage	10 = 0		0		6	٧
VOD1	Differential output voltage	IO = 0		1.5		6	٧
VOD2	Differential output voltage	R _L = 100 Ω	See Figure 1	1/2V _{OD1}			V
1.0021	a manage	R _L = 54 Ω	See rigule 1	1.5	2.5	5	
[VOD3]	Differential output voltage	See Note 2		1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage‡					±0.2	V
voc	Common-mode output voltage§	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			+3 1	٧
ΔIVOCI	Change in magnitude of common-mode output voltage [‡]					± 0.2	V
Ю	Output current with power off	V _{CC} = 0,	V _O = -7 V to 12 V			±100	μА
loz	High-impedance-state output current	V _O = -7 V to 12 V				±100	μА
ЧН	High-level input current	V _I - 2.7 V				20	μA
IIL	Low-level input current	V _I = 0.5 V				- 100	μА
los	Short-circuit output current	Vo = -7 V to 12 V				± 250	mA
lcc	Supply current (all drivers)	No load	Outputs enabled Outputs disabled		38 18	60 40	mA

driver switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	1	TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
†DD	Differential-output delay time	RL = 54 Ω,	C _L = 50 pF,	See Figure 2	9	15	22	ns
^t PZH	Output enable time to high level	R _L = 110 Ω,	C _L = 50 pF,	See Figure 3	30	45	70	ns
1PZL	Output enable time to low level	R _L = 110 Ω,	C _L = 50 pF,	See Figure 4	25	40	65	ns
1PHZ	Output disable time from high level	R _L = 110 Ω,	C _L = 50 pF,	See Figure 3	10	20	35	ns
†PLZ	Output disable time from low level	R _L = 110 Ω,	CL = 50 pF,	See Figure 4	10	30	45	ns

[†] All typical values are at VCC = 5 V and TA = 25°C.

^{*} Δ|VOC| and Δ|VOC| are the changes in magnitude of VOD and VOC respectively, that occur when the input is changed from a high level to a low level.

[§] In EIA Standard RS-422-A, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}, NOTE 2: See EIA Standard RS-485, Figure 3-5, Test Termination Measurement 2.





Figure 1. Differential and Common-Mode Output Voltages



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, Z_0 = 50 Ω , duty cycle = 50%, tf < 5 ns, tf < 5 ns.

B. CL includes probe and stray capacitance.

Figure 2. Propagation Delay Times




Figure 3. tpZH and tpHZ




Figure 4. tpZL and tpLZ

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, $Z_0 = 50 \Omega$, duty cycle = 50%, $t_f \le 5 \text{ ns}$, $t_f \le 5 \text{ ns}$,

- B. CL includes probe and stray capacitance
- C. To test the active-low enable \overline{G} , ground G and apply an inverted input waveform to \overline{G}

SN75ALS173 QUADRUPLE DIFFERENTIAL LINE RECEIVER

SEPTEMBER 1991

- Meets EIA Standards RS-422-A, RS-423-A, and RS-485
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Log Bus Lines in Noisy Environments
- 3-State outputs
- Common-Mode Input Voltage Range of –12 V to 12 V
- Input Sensitivity . . . ±200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 kΩ Min
- . Operates from Single 5-V Supply
- Low Supply Current Requirement 27 mA Max

description

The SN75ALS173 is a monolithic quadruple differential line receiver with 3-state outputs. It is designed to meet the requirements of EIA Standards RS-422-A, RS-423-A, and RS-485 and several CCITT recommendations. Advanced Low-Power Schottky technology provides high speed without the usual power penalty. The four receivers have an ORed pair of enables in common. Either G being high or G being low enables all of the receivers. The device features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ±200 mV over a common-mode input voltage range of -12 V to 12 V.

The SN75ALS173 is characterized for operation from 0°C to 70°C.



2B [


GND[

10 3A

9 3B


D OR N PACKAGE

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)




FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL INPUTS A – B	ENA G	BLES	OUTPUT Y
V _{ID} ≥ 0.2 V	H X	X L	H
~0.2 V < V _{ID} < 0.2 V	H X	X L	?
V _{ID} ≤ −0.2 V	H X	X L	L
X	L,	н	Z
Open Circuit	H	X L	H

H = high level, L = low level, ? = indeterminate,

schematics of inputs and outputs



X = irrelevant, Z = high impedance (off)

SN75ALS173 QUADRUPLE DIFFERENTIAL LINE RECEIVER

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Input voltage, A or B inputs	±14 V
Differential input voltage (see Note 2)	±14 V
Enable input voltage	7 V
Low-level output current	50 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

DISSIPATION RATING TABLE

PACKAGE	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW
N	1150 mW	9.2 mW/°C	736 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	٧
Common-mode input voltage, VIC			±12	٧
Differential input voltage, V _{ID}			± 12	٧
High-level enable-input voltage, VIH	2			٧
Low-level enable-input voltage, VIL			0.8	٧
High-level output current, IOH			-400	μA
Low-level output current, IOL			8	mA
Operating free-air temperature, TA	0		70	°C

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage and operating free-air temperature (unless otherwise noted) (see Note 3)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
V _{T+}	Positive-going threshold voltage						0.2	mV
V _T _	Negative-going threshold voltage				-0.2‡			mV
Vhys	Hysteresis [§]					50		mV
VIK	Enable-input clamp voltage	I _I = -18 mA					-1.5	V
VOH	High-level output voltage	V _{ID} = 200 mV,	I _{OH} = -400 μA,	See Figure 1	2.7			V
VOL	Low-level output voltage	V _{ID} = -200 mV,	I _{OL} = 8 mA,	See Figure 1			0.45	V
loz	High-impedance-state output current	VO = 0.4 V to 2.4 V					±20	μΑ
1.	Line input current	Other input at 0 V.	C N-4- 0	V _I = 12 V			1	
11	Eine input current	Other input at U V,	See Note 3	V _I = -7 V			-0.8	mA
ΉΗ	High-level enable-input current	V _{IH} = 2.7 V		-			20	μΑ
I _I L	Low-level enable-input current	V _{IL} = 0.4 V					-100	μA
rį	Input resistance				12			kΩ
los	Short-circuit output current	See Note 4			-15		-85	mA
loo	Supply current (total package)	No load, outputs enal	bled			16	24	
ICC	Supply content (total package)	No load, outputs disabled			18	27	mA	

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
¹ PLH	Propagation delay time, low-to-high-level output	V _{ID} = -2.5 V to	2.5 V,	9	18	27	ns
†PHL	Propagation delay time, high-to-low-level output	C _L = 15 pF,	See Figure 2	9	18	27	ns
¹ PZH	Output enable time to high level	C _L = 15 pF,	See Figure 3	4	12	18	ns
1PZL	Output enable time to low level	C _L = 15 pF,	See Figure 4	6	13	21	ns
1PHZ	Output disable time from high level	CL = 15 pF,	See Figure 3	10	21	27	ns
[†] PLZ	Output disable time from low level	C _L = 15 pF.	See Figure 4	8	15	25	ns

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

4. Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second

PARAMETER MEASUREMENT INFORMATION




Figure 1. VOH, VOL

[†] The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

[§] Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T+}, NOTES: 3. Refer to EIA Standards RS:485 for exact conditions.




Figure 2. tpLH, tpHL




Figure 3. t_{PHZ}, t_{PZH}

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_r \le 6$ ns, $t_f \le 6$ ns $Z_0 = 50 \Omega$.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N916 or equivalent.
 - D. To test the active-low enable \overline{G} , ground G and apply an inverted input waveform to \overline{G} .




Figure 4. t_{PZL}, t_{PLZ}

NOTES: A. The input pulse is supplied by a generator having the following characteristics. PRR = 1 MHz, duty cycle = 50%, $t_f \le 6$ ns, $t_f \le 6$ ns, $t_f \le 6$ ns.

- B C_L includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.
- D. To test the active-low enable \overline{G} , ground G and apply an inverted input waveform to \widetilde{G} .

SN65ALS174, SN75ALS174 QUADRUPLE DIFFERENTIAL LINE DRIVERS

JULY 1991

- Meets EIA Standards RS-422-A and RS-485
- Meets CCITT Recommendations V.11 and X.27
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for 20-MBaud Operation in Both Serial and Parallel Applications
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply Current Requirements 60 mA Max
- Wide Positive and Negative Input/Output Bus Voltages Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Functionally Interchangeable with SN75174

description

The SN65ALS174 and SN75ALS174 are quadruple line drivers with 3-state differential outputs. They are designed to meet the requirements of EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. These devices are optimized for balanced multipoint bus transmission at rates of up to 20 megabaud. Each driver features wide positive and negative common-mode output voltage ranges making them suitable for party-line applications in noisy environments.

N PACKAGE (TOP VIEW)

1A [1	U 16) v _{cc}
1Y [] 4A
1Z [] 4Y
1,2EN [] 4Z
2Z [12	3,4EN
2Y [6	11] 3Z
2A [10] 3Y
GND [8	9] 3A

DW PACKAGE (TOP VIEW)

		\neg	
NC []		20	Vcc
1A [2	19	Vcc
1Y [3	18	4A
1Z []	4	17	4Y
ENABLE G [5		4Z
2Z []	6	15	ENABLE G
2Y []	7	14	3Z
2A 🗍		13	3Y
GND [9	12	3A
GND [10	11	NC

NC-No internal connection

FUNCTION TABLE OF EACH DRIVER

INPUT	ENABLES	OUTPUTS		
Α	ENABLES	Υ	Z	
Н	н	н	L	
L	н	L	н	
X	L	Z	Z	


H = high level, L = low level, X = irrelevant, Z = high impedance (off)

The SN65ALS174 and SN75ALS174 provide positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C.

The SN65ALS174 is characterized for operation from -40° C to 85°C and the SN75ALS174 is characterized for operation from 0°C to 70°C.

logic symbol[†] logic diagram (positive logic) 1,2 EN -EN 1,2 EN -4 2 1A -⊽ 3 ⊽ 6 5 2Z 3,4 EN -10 ∇ 11 3Z 14 4Y 3Z 13 14 13

schematics of inputs and outputs



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN65ALS174, SN75ALS174 QUADRUPLE DIFFERENTIAL LINE DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage, V ₁		7 V
Output voltage range, Vo		9 V to 14 V
Continuous total dissipation		See Dissipation Rating Table
Operating free-air temperature range:	SN65ALS174	40°C to 85°C
	SN75ALS174	0°C to 70°C
Storage temperature range		65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) f	from case for 10 seconds	260°C

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	TA = 70°C POWER RATING	T _A = 85°C POWER RATING
DW	1125 mW	9 mW/*C	720 mW	585 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	٧
High-level input voltage, VIH		2			٧
Low-level input voltage, VIL				0.8	٧
Common-mode output voltage, V _{OC}				+12 -7	٧
High-level output current, IOH				-60	mA
Low-level output current, IOL				60	mA
Oi fi	SN65ALS174	-40		85	
Operating free-air temperature, TA	SN75ALS174	0		70	•c

SN65ALS174, SN75ALS174 QUADRUPLE DIFFERENTIAL LINE DRIVERS

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	i _I = -18 mA	ij = -18 mA			-1.5	>
Vo	Output voltage	10 = 0		0		6	V
IVOD11	Differential output voltage	IO = 0		1.5		6	>
IVOD21	Differential output voltage	R _L = 100 Ω	See Figure 1	1/2VOD1			v
1 - 0021		R _L = 54 Ω		1.5	2.5	5	
IVOD31	Differential output voltage	See Note 2		1.5		5	V
ΔIVODI	Change in magnitude of differential output voltage‡					± 0.2	v
Voc	Common-mode output voltage§	$R_L = 54 \Omega \text{ or } 100 \Omega$,	See Figure 1			+3 -1	v
∆IVocI	Change in magnitude of common-mode output voltage‡					±0.2	V
10	Output current with power off	V _{CC} = 0.	V _O = -7 V to 12 V			±100	μΑ
loz	High-impedance-state output current	V _O = -7 V to 12 V				±100	μΑ
ΉΗ	High-level input current	V ₁ = 2.7 V				20	μΑ
lıL.	Low-level input current	V ₁ = 0.5 V				-360	μА
los	Short-circuit output current	V _O = -7 V to 12 V				± 250	mA
Icc	Supply current (all drivers)	No load	Outputs enabled		38	60	mA
.00		1	Outputs disabled		18	40	

driver switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIO	NS	MIN	TYP	MAX	UNIT
1DD	Differential-output delay time	R _L = 54 Ω,	C _L = 50 pF,	See Figure 2	9	15	22	ns
₹PZH	Output enable time to high level	R _L = 110 Ω,	C _L ≈ 50 pF,	See Figure 3	30	45	70	ns
IPZL	Output enable time to low level	R _L = 110 Ω,	C _L = 50 pF,	See Figure 4	25	40	65	ns
1PHZ	Output disable time from high level	R _L = 110 Ω,	C _L = 50 pF,	See Figure 3	10	20	35	ns
1PLZ	Output disable time from low level	R _L = 110 Ω.	CL = 50 pF	See Figure 4	10	30	45	ns

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C. ‡ $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to

a low level.

§ In EIA Standard RS-422-A, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}. NOTE 2: See EIA Standard RS-485, Figure 3-5, Test Termination Measurement 2.





Figure 1. Differential and Common-Mode Output Voltages



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, $Z_0 = 50 \Omega$, duty cycle = 50%, $t_f \le 5$ ns, $t_f \le 5$ ns.

B. C_L includes probe and stray capacitance.

Figure 2. Propagation Delay Times




Figure 3. tpZH and tpHZ




Figure 4. tpzL and tpLZ

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, Z_0 = 50 Ω , duty cycle = 50%, $t_f \le 5$ ns, $t_f \le 5$ ns.

B. C_L includes probe and stray capacitance.

SN75ALS175 QUAD DIFFERENTIAL LINE RECEIVERS

DECEMBER 1991

- Meets EIA Standards RS-422-A, RS-423-A, and RS-485
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- Low Supply Current Requirement 27 mA Max
- Common-Mode Input Voltage Range of –12 V to 12 V
- Input Sensitivity . . . ±200 mV
- Input Hysteresis . . . 50 mV Typ
- High Input Impedance . . . 12 kΩ Min
- Operates From Single 5-V Supply

description

The SN75ALS175 is a monolithic quadruple differential line receiver with 3-state outputs. It

N OR NS PACKAGE (TOP VIEW)

1B [1	16] v _{cc}
1A [2	15] 4B
1Y [3	14	4A
1,2EN [4	13] 4Y
2Y [5	12] 3,4EN
2A [6	11] 3Y
2B [7	10] 3A
GND [8	9] 3B

FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL INPUTS A – B	ENABLE EN	OUTPUT Y
V _{ID} ≥ 0.2 V	Н	Н
-0.2 V < V _{ID} < 0.2 V	н	?
V _{ID} ≤ -0.2 V	н	L
X	L	Z
Open Circuit	H	Н


H = high level, L = low level, ? = indeterminate;

X = irrelevant, Z = high impedance (off)


is designed to meet the requirements of EIA Standards RS-422-A, RS-423-A, and RS-485 and several CCITT recommendations. Advanced Low-Power Schottky technology provides high speed without the usual power penalty. Each of the two pairs of receivers has a common active-high enable. The device features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of ± 200 mV over a common-mode input voltage range of -12 V to 12 V.

The SN75ALS175 is characterized for operation from 0°C to 70°C.


logic symbol†



logic diagram (positive logic)



schematics of inputs and outputs



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN75ALS175 QUAD DIFFERENTIAL LINE RECEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	٧
Input voltage, A or B inputs±14	٧
Differential input voltage (see Note 2)	٧
Enable input voltage	٧
Low-level output current	ıA
Continuous total dissipation	le
Operating free-air temperature range, T _A	С
Storage temperature range65°C to 150°	С
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	С

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING		
N	1 150 mW	9.2 mW/°C	736 mW
NS	625 mW	5.0 mW/°C	400 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	٧
Common-mode input voltage, V _{IC}			±12	V
Differential input voltage, VID			±12	٧
High-level enable-input voltage, VIH	2			V
Low-level enable-input voltage, VIL			0.8	٧
High-level output current, IOH			-400	μА
Low-level output current, IOL			8	mΑ
Operating free-air temperature, TA	0		70	"C

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage and operating free-air temperature (unless otherwise noted) (see Note 3)

	PARAMETER	TES	T CONDITIONS		MIN	TYP	MAX	UNIT
V _{T+}	Positive-going threshold voltage						200	mV
VT	Negative-going threshold voltage				-200‡			mV
Vhys	Hysteresis [§]					50		mV
VIK	Enable-input clamp voltage	lj = ~ 18 mA					1.5	V
VOH	High level output voltage	V _{ID} = 200 mV,	IOH = - 400 μA,	See Figure 1	2.7			V
VOL	Low-level output voltage	V _{ID} = - 200 mV.	IOL = 8 mA,	See Figure 1			0.45	V
loz	High impedance-state output current	VO = 0.4 V to 2.4 V					120	jιA
J ₁	Line input current	Other input at 0 V.	See Note 3	VI = 12 V			1	mA
"	Elle imporcoment	Other input at 0 V,	See Note 3	V _I = -7 V			0.8	mA
Ιн	High-level enable-input current	V _{IH(E)} = 2.7 V					20	μА
HL	Low-level enable-input current	V _{IL(E)} = 0.4 V					100	μА
r _i	Input resistance				12			kΩ
los	Short-circuit output current	V _O = 0.	See Note 4		- 15		~85	mA
lcc	Supply current (total package)	No load,	Outputs enabled			16	24	mA
'CC	Supply content (total package)	No load,	Outputs disabled			18	27	IIIA

4. Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
†PLH	Propagation delay time, low-to-high-level output	V _{ID} = -2.5 V to 2.5 V,		9	18	27	ns
1PHL	Propagation delay time, high-to-low-level output	CL = 15 pF,	See Figure 2	9	18	27	ns
1PZH	Output enable time to high level	C _L = 15 pF, See Figure 3	S-5 C 5 0	4	12	18	ns
IPZL `	Output enable time to low level		6	13	21	ns	
1PHZ	Output disable time from high level			10	21	27	ns
1PLZ	Output disable time from low level	C _L = 15 pF,	See Figure 3	8	15	25	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

All typical values are at V_{CC} - 5 V. T_A = 25°C.

‡ The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage. levels only.

[§] Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T+}. NOTES: 3. Refer to EIA Standards RS-485 for exact conditions.




Figure 1. V_{OH}, V_{OL}




Figure 2. Propagation Delay Times

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, t_f = t_f = 6 ns. B. C_L includes probe and jig capacitance.




Figure 3. Enable and Disable Times

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%, $t_r = t_f = 6$ ns.

- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N916 or equivalent.

AUGUST 1991

- Meets EIA Standards RS-422A and RS-485 and CCITT Recommendations V.11 and X.27
- Designed and Tested for Data Rates Up to 35 MBaud
- SN65ALS176 Operating Temperature –40°C to 85°C
- Three Skew Limits Available:

'ALS176 . . . 10 ns 'ALS176A . . . 7.5 ns 'ALS176B . . . 5 ns

- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply Current Requirements 30 mA Max
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Hysteresis
- Glitch-Free Power-Up and Power-Down Protection
- Receiver Open-Circuit Fail-Safe Design

description

The SN65ALS176 and SN75ALS176 series Differential Bus Transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet EIA Standards RS-422-A and RS-485 and CCITT recommendations V.11 and X.27.

D OR P PACKAGE (TOP VIEW)

R[] 1	8 VCC
RE[] 2	7 B
DE[] 3	6 A
D[] 4	5 GND

FUNCTION TABLE (DRIVER)

INPUT	ENABLE	OUTPUTS
D	DE	A B
Н	н	H L
L	н	LH
X	L	ZZ

FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
-0.2 V < V _{ID} < 0.2 V	L	?
V _{ID} ≤ −0.2 V	L	L
×	н	z
Inputs open	L	Н

H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)

AVAILABLE OPTIONS

	tpmax - tpmin	PACKAGE			
TA	[†] sk(LIM) [‡]	SMALL OUTLINE (D) †	PLASTIC DIP (P)		
0°C	10	SN75ALS176D	SN75ALS176P		
to	7.5	SN75ALS176AD	SN75ALS176AP		
70°C	5	SN75ALS176BD	SN75ALS176BP		
-40°C					
to	10	SN65ALS176D	SN65ALS176P		
85°C					

[†] The D package is available taped and reeled. Add the suffix R to the device type, (e.g., SN75ALS176DR).

The SN65ALS176 and SN75ALS176 series combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form a differential input/output (I/O bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{\rm CC} = 0$. This port features wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN65ALS176 is characterized for operation from -40°C to 85°C and the SN75ALS176 series is characterized for operation from 0°C to 70°C.





me device type, (e.g., SWSALSTRONG).

Isk(LIM) is the greater of 1) the difference between the maximum and minimum specified values of tp_{LH} (or tp_{DH}), and 2) the difference between the maximum and minimum specified values of tp_H (or tp_{DL}). This is the maximum range that the driver or receiver delay time will vary over temperature, V_{CC}, and device-to-device.

logic symbol†


logic diagram (positive logic)





[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Voltage range at any bus terminal	7 V to 12 V
Enable input voltage	5.5 V
Continuous total power dissipation See Dissipation Ra	ating Table
Operating free-air temperature range, T _A : SN65ALS17640	°C to 85°C
SN75ALS176 Series 0°	°C to 70°C
Storage temperature range65°C	C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network/ground terminal.

DISSIPATION RATING TABLE

PARAMETER	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
Р	1000 mW	8.0 mW/°C	640 mW	520 mW

recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	٧
				12	
Voltage at any bus terminal (separately or commo			-7	V	
High-level input voltage, VIH	D, DE, and RE	2			٧
Low-level input voltage, VIL	D, DE, and RE			0.8	٧
Differential input voltage, VID (see Note 2)				± 12	٧
	Driver			-60	mA
High-level output current, IOH	Receiver			-400	μΑ
	Driver			60	
Low-level output current, IOL	Receiver			8	mA
Operating free-air temperature, T _A	SN65ALS176	-40		85	
	SN75ALS176	0		70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS†	MIN	TYP‡	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA				1.5	٧
V _O	Output voltage	10 = 0		0		6	V
IVOD11	Differential output voltage	I _O = 0		1.5		6	V
	Differential output voltage	$R_1 = 100 \Omega$	See Figure 1	1/2 V _{OD1}			
VOD2				2			V
		R _L = 54 Ω,	See Figure 1	1.5	2.5	5	V
V _{OD3}	Differential output voltage	V _{test} = -7 V to 12 V,	See Figure 2	1.5		5	٧
Δ V _{OD}	Change in magnitude of differential output voltage §					±0.2	٧
voc	Common-mode output voltage	R _L = 54 Ω or 100 Ω,	See Figure 1			3 - 1	٧
Δ VOC	Change in magnitude of common-mode output voltage§					±0.2	٧
		Output disabled,	V _O = 12 V			1	
Ю	Output current	See Note 3	Vo = -7 V			-0.8	mA
I _I H	High-level input current	V _I = 2.4 V				20	μA
ηL	Low-level input current	V _I = 0.4 V				-400	μA
		V _O = -4 V	SN65ALS176				
		V _O = -6 V	SN75ALS176	1		-250	
los	Short-circuit output current	V _O = 0				-150	mA
	·	VO = VCC					
		V _O = 8 V		25		250	
			Outputs enabled		23	30	
Icc	Supply current	No load	Outputs disabled		19	26	mA

[†] The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs.

‡ All typical values are at V_{CC} = 5 V and T_A = 25°C.

^{§ \(\}lambda \setminus \text{VOD} \) and \(\delta \setminus \text{VOC} \) are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from one logic state to the other

NOTE 3: This applies for both power on and off; refer to EIA standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

driver switching characteristics over recommended ranges of supply voltage and operating free-air temperature

SN65ALS176

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t DD	Differential output delay time				15	ns
tsk(p)	Pulse skew (tDDL - tDDH)	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 3		0	2	ns
†TD	Differential output transition time			8		ns
†PZH	Output enable time to high level	$R_L = 110 \Omega$, $C_L = 50 pF$, See Figure 4			80	ns
†PZL	Output enable time to low level	R _L = 110 Ω, C _L = 50 pF, See Figure 5			30	ns
tPHZ	Output disable time from high level	$R_L = 110 \Omega$, $C_L = 50 pF$, See Figure 4			50	ns
^t PLZ	Output disable time from low level	$R_L = 110 \Omega$, $C_L = 50 pF$, See Figure 5			30	ns

SN75ALS176, SN75ALS176A, SN75ALS176B

PARAMETER			TEST CONDITIONS			MIN	TYP	MAX	UNIT
		'ALS176	1			3	8	13	
too	Differential output delay time	'ALS176A	7			4	7	11.5	ns
		'ALS176B	$R_L = 54 \Omega$,	CL = 50 pF,	See Figure 3	5	8	10	
tsk(p)	Pulse skew (tDDL - tDDH)		7				0	2	ns
†TD	Differential output transition time	9	7				8		ns
[†] PZH	Output enable time to high level		R _L = 110 Ω,	C _L = 50 pF,	See Figure 4		23	50	ns
†PZL	Output enable time to low level		$R_L = 110 \Omega$,	C _L = 50 pF,	See Figure 5		14	20	ns
tPHZ	Output disable time from high le	vel	R _L = 110 Ω,	C _L = 50 pF,	See Figure 4		20	35	ns
tPLZ	Output disable time from low lev	rel	R _L = 110 Ω,	C _L = 50 pF,	See Figure 5		8	17	ns

[†] All typical values are at VCC = 5 V, TA = 25°C.

SYMBOL EQUIVALENTS

	3 I MIDOL EGOITALLITIO	
DATA SHEET PARAMETER	RS-422-A	RS-485
v _O	V _{oa} , V _{ob}	V _{oa} , V _{ob}
IV _{OD1}	Vo	V _o
VOD2	V _t (R _L = 100 Ω)	V _t (R _L = 54 Ω)
I VOD3 I		V _t (Test Termination Measurement 2)
ΔIVODI	$ V_t - \overline{V}_t $	V _t - V̄ _t
Voc	V _{os}	V _{os}
ΔIVOCI	V _{os} – V̄ _{os}	V _{os} - V̄ _{os}
los	Isal, Isbl	
IO IO	lxa l lxb	I _{ia} , I _{ib}

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
Vтн	Differential-input high-threshold voltage	V _O = 2.7 V,	I _O = -0.4 mA			0.2	V
VTL	Differential-input low-threshold voltage	V _O = 0.5 V,	I _O = 8 mA	-0.2‡			V
Vhys	Hysteresis [§]				60		mV
VIK	Enable-input clamp voltage	I _I = -18 mA	***************************************			-1.5	٧
Vон	High-level output voltage	V _{ID} = 200 mV, See Figure 6	l _{OH} = -400 μA,	2.7			٧
VOL	Low-level output voltage	V _{ID} = −200 mV, See Figure 6	I _{OL} = 8 mA,			0.45	V
loz	High-impedance-state output current	V _O = 0.4 V to 2.4 V	/			±20	μA
1.		Other input = 0 V,	V _I = 12 V			1	
'1	Line input current	See Note 4	V _I = -7 V			-0.8	mA
۱н	High-level enable-input current	V _{IH} = 2.7 V				20	μА
l _{IL}	Low-level enable-input current	V _{IL} = 0.4 V				-100	μА
rį	Input resistance			12	20		kΩ
los	Short-circuit output current	V _{1D} = 200 mV,	V _O = 0	-15		-85	mA
	Supply current	At-1	Outputs enabled	1	23	30	
CC		No load	Outputs disabled		19	26	mA

receiver switching characteristics over recommended ranges of supply voltage and operating free-air temperature

SN65ALS176

	PARAMETER	T	EST CONDITIONS	MIN	TYP	MAX	UNIT
t _{pd}	Propagation time	V 15.VI-	TEST CONDITIONS $V_{ID} = -1.5 \text{ V to } 1.5 \text{ V.} C_L = 15 \text{ pF.} \text{See Figure 7}$ $C_L = 15 \text{ pF.} \text{See Figure 8}$			25	ns
tsk(p)	Pulse skew (tpHL - tpLH)	VID = -1.5 V to	VID = -1.5 V to 1.5 V, CL = 15 pF, See Figure /		0	2	ns
¹ PZH	Output enable time to high level					18	ns
tPZL	Output enable time to low level			11	18	ns	
tPHZ	Output disable time from high level	ор ч торг,	oco i iguito o			50	ns
tPLZ	Output disable time from low level					30	ns

SN75ALS176, SN75ALS176A, SN75ALS176B

	PARAMETER		TEST (CONDITIONS	MIN	TYP	MAX	UNIT
^t pd		'ALS176		9	14	19		
	Propagation time	pagation time $^{\prime}ALS176A$ $V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}, C_{I} = 15 \text{ pF}, \text{ See Figure } 7$	10.5	14	18	ns		
	1	'ALS176B	1 VID = 1.5 V to 1.5 V, CL = 15 pr, See rigule /	11.5	13	16.5		
¹sk(p)	Pulse skew (tpHL - tp	LH)				0	2	ns
^t PZH	Output enable time to his	gh level				7	14	ns
†PZL	Output enable time to lo	w level	C ₁ = 15 pF, See Figure 8	See Figure 8		20	35	ns
tPHZ	Output disable time from	high level] SE = .5 p.,	000 . Igu. 0 0		20	35	ns
^t PLZ	Output disable time from	low level				8	17	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ The algebraic convention, in which the less-positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

[§] Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T-}. See Figure 4.

NOTE 4: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.




Figure 1. Driver VOD and VOC





Figure 2. Driver V_{OD3}



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_f ≤ 6 ns, t

- $Z_0 = 50~\Omega.$ B. C_L includes probe and jig capacitance.
- C. tDD = tDDH or tDDL

Figure 3. Driver Differential-Output Delay and Transition Times




Figure 4. Driver Enable and Disable Times




Figure 5. Driver Enable and Disable Times

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR $_s$ 1 MHz, 50% duty cycle, $t_f \le 6$ ns, t_f

B. C_L includes probe and jig capacitance.




Figure 6. Receiver VOH and VOL




Figure 7. Receiver Propagation Delay Times





Figure 8. Receiver Output Enable and Disable Times

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR s 1 MHz, 50% duty cycle, t_f s 6 ns, t_f s 6 ns, Z₀ = 50 Ω.
 - B. C_L includes probe and jig capacitance.
 - C. tpd = tpLH or tpHL






Figure 10

DRIVER DIFFERENTIAL OUTPUT VOLTAGE




Figure 11




Figure 12




Figure 14




Figure 13





Figure 15





APPLICATION INFORMATION




Figure 18. Typical Application Circuit

NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

SN65ALS180, SN75ALS180 DIFFERENTIAL DRIVER AND RECEIVER PAIRS

DECEMBER 1989

- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for 25-MBaud Operation in Both Serial and Parallel Applications
- Low Skew between Devices . . . 6 ns Max
- Low Supply Current Requirements 30 mA Max
- Individual Driver and Receiver I/O pins with Dual VCC and Dual GND
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedances . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver Input Hysteresis . . . 60 mV Typ
- Operates from a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection

escription

The SN65ALS180 and SN75ALS180 Differential Driver and Receiver Pairs are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet EIA Standards RS-422-A and RS-485 and CCITT recommendations V.11 and X.27

The SN65ALS180 and SN75ALS180 combine a 3-state differential line driver and a differential input line receiver both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected to separate pins for greater flexibility and are designed to offer

D OR N PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (DRIVER)

INPUT	ENABLE	OUT	PUTS
D	DE: Y		Z
Н	Н	Н	L
L	н	L	н
×	L	Z	z


FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS	ENABLE	OUTPUT
A - B	RE	R
V _{ID} ≥ 0.2 V	L	Н
-0.2 V < V _{ID} < 0.2 V	L	?
V _{ID} ≤ -0.2 V	L	L
X	Н	Z

H = high level, L = low level, ? = indeterminate,


X = irrelevant, Z = high impedance (off)

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)







minimum loading to the bus when the driver is disabled or V_{CC} = 0. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The SN65ALS180 is characterized for operation from -40° C to 85°C and the SN75ALS180 is characterized for operation from 0°C to 70°C.

schematics of inputs and outputs





SN65ALS180, SN75ALS180 DIFFERENTIAL DRIVER AND RECEIVER PAIRS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Voltage at any bus terminal
Enable input voltage
Continuous total power dissipation
Operating free-air temperature range, TA: SN65ALS180
SN75ALS180 0°C to 70°C
Storage temperature range
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

recommended operating conditions

			MIN	TYP	MAX	UNIT
Supply voltage, VCC			4.75	5	5.25	٧
Voltage at any bus terminal (separately or common mode), V _I or V _{IC}					12 -7	٧
High-level input voltage, VIH	D, DE, and RE	D, DE, and RE				٧
Low-level input voltage, VIL	D, DE, and RE	D, DE, and RE			8.0	٧
Differential input voltage, V _{ID} (see Note 2)					±12	٧
High-level output current, I∩H	Driver	Driver			-60	mA
mign-ever output current, iOH	Receiver	Receiver			-400	μΑ
Low-level output current, IOI	Driver	Driver			60	mA
Receiver				8		
Operating free-air temperature, TA		SN65ALS180	-40		85	°C
		SN75ALS180	0		70	

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A/Y with respect to the inverting terminal B/Z.



SN65ALS180, SN75ALS180 DIFFERENTIAL DRIVER AND RECEIVER PAIRS

DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER	TEST CON	TEST CONDITIONS†		TYP‡	MAX	UNIT
VIK	Input clamp voltage	I _I = -18 mA				-1.5	٧
Vo	Output voltage	IO = 0		0		6	V
VOD1	Differential output voltage	10 = 0		1.5		6	V
		$R_1 = 100 \Omega$	See Figure 1	1/2 V _{OD1}			
VOD2	Differential output voltage	$R_1 = 54 \Omega$	See Figure 1	1.5	2.5	5	V
V _{OD3}	Differential output voltage	V _{test} = -7 V to 12 V,		1.5		5	V
Δ V _{OD}	Change in magnitude of differential output voltage§					±0.2	٧
Voc	Common-mode output voltage	$R_L = 54 \Omega \text{ or } 100 \Omega,$	See Figure 1			+3 -1	V
Δ V _{OC}	Change in magnitude of common-mode output voltage§					±0.2	٧
Ю	Output current	Output disabled, See Note 3	$V_0 = 12 \text{ V}$ $V_0 = -7 \text{ V}$			-0.8	mA
ήн	High-level input current	V _I = 2.4 V	10			20	μΑ
IL	Low-level input current	V _I = 0.4 V				-400	μА
		$V_O = -7 V$ $V_O = -6 V$	SN75ALS180 SN65ALS180			-250	
	O	V _O = 0	All			-150	
los	Short-circuit output current [¶]	VO = VCC	All	250			mA
		V _O = 8 V	SN65ALS180			250	
		$V_0 = 12 V$	SN75ALS180	1			
(CE	Supply current	No load	Outputs enabled		23	30	mA
.00	COPPI, CONTON	110 1000	Outputs disabled		19	26	

[†] The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs.

NOTE 3: This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

driver switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CO	TEST CONDITIONS		TYP‡	MAX	UNIT
t _{DD}	Differential-output delay time			3	8	13	ns
	Skew (tDDH-tDDL)	R _L = 54 Ω, See Figure 3			1	6	ns
tTD	Differential output transition time	See Figure 3		3	8	13	ns
^t PZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 4		23	50	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5		19	24	ns
†PHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4		8	13	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5		8	13	ns

[‡] All typical values are at V_{CC} = 5 V and T_A = 25°C.

[§] Δ | V_{OD} | and Δ | V_{OC} | are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.

 $[\]P$ Duration of the short circuit should not exceed one second.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
V _O	Voa, Vob	V _{oa} , V _{ob}
V _{OD1}	V _o	v _o
VOD2	$V_t (R_L = 100 \Omega)$	V _t (R _L = 54 Ω)
I V _{OD3} I		Vt (Test Termination Measurement 2)
V _{test}		V _{tst}
Δ V _{OD}	$ V_t - \overline{V}_t $	$ V_t - \overline{V}_t $
Voc	V _{os}	Vos
ΔIVOCI	V _{os} − V̄ _{os}	Vos - Vos
los	I _{sa} , I _{sb}	
IO	I _{xa} , I _{xb}	l _{ia} , l _{ib}

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	TEST CONDITIONS			MAX	UNIT
VTH	Differential-input high-threshold voltage	V _O = 2.7 V,	$I_0 = -0.4 \text{ mA}$			0.2	٧
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V$	I _O = 8 mA	-0.2‡			٧
V _{hys}	Hysteresis§				60		mV
VIK	Enable-input clamp voltage	I _I = -18 mA				-1.5	V
Vон	High-level output voltage	V _{ID} = 200 mV, See Figure 6	I _{OH} = -400 μA,	2.7			٧
Vol	Low-level output voltage	V _{ID} = -200 mV, See Figure 6	IOL = 8 mA,			0.45	٧
loz	High-impedance-state output current	V _O = 0.4 V to 2.4 V				±20	μА
lı .	Line input current	Other input = 0 V,	V _I = 12 V			1	mA
'1	Line input current	See Note 4	$V_{ } = -7 \text{ V}$			-0.8	mA
lіН	High-level enable-input current	V _{IH} = 2.7 V				20	μA
4L	Low-level enable-input current	V _{IL} = 0.4 V				-100	μА
rj	Input resistance			12			kΩ
los	Short-circuit output current	V _{ID} = 200 mV,	V _O = 0	-15		-85	mA
loo	Supply current	No load	Outputs enabled		23	30	
ICC	Supply Suiterit	Più loau	Outputs disabled		19	26	mA

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode Input voltage and threshold voltage levels only.

[§] Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_{T-}. See Figure 4.

NOTE 4: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.

receiver switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output			9	14	19	ns
[†] PHL	Propagation delay time, high-to-low-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	See Figure 7,	9	14	19	ns
	Skew (tpLH - tpHL)	C _L = 15 pF			2	6	ns
^t PZH	Output enable time to high level	C _L = 15 pF,	See Figure 8		7	14	ns
IPZL	Output enable time to low level				7	14	ns
tPHZ	Output disable time from high level				20	35	ns
¹ PLZ	Output disable time from low level				8	17	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DRIVER VOD AND VOC




FIGURE 2. DRIVER VOD3




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 7 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f
 - B. C_L includes probe and jig capacitance.

PARAMETER MEASUREMENT INFORMATION




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES




FIGURE 5. DRIVER ENABLE AND DISABLE TIMES

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_{f} \leq$ 6 ns, $t_{OUT} =$ 50 Ω .

B. C_L includes probe and jig capacitance.




FIGURE 6. RECEIVER VOH AND VOL

PARAMETER MEASUREMENT INFORMATION




FIGURE 7. RECEIVER PROPAGATION DELAY TIMES






FIGURE 8. RECEIVER OUTPUT ENABLE AND DISABLE TIMES


NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_f ≤ 6 ns, t_f ≤ 6 ns, $Z_{out} = 5 \Omega$.

B. CL includes probe and jig capacitance.





DRIVER DIFFERENTIAL OUTPUT VOLTAGE




VCC - 5 V


-40 -20

VID - 200 mV

TYPICAL CHARACTERISTICS







RECEIVER HIGH-LEVEL OUTPUT VS

FREE-AIR TEMPERATURE

FIGURE 12

RECEIVER LOW-LEVEL OUTPUT VOLTAGE




FIGURE 13 RECEIVER LOW-LEVEL OUTPUT VOLTAGE

20 40

TA - Free-Air Temperature - °C

60

80 100 120




FIGURE 14

SN75ALS191 DUAL DIFFERENTIAL LINE DRIVER

AUGUST 1989


- Meets EIA Standard RS-422-A
- High Speed, Low-Power ALS Design
- TTL-and CMOS-Input Compatibility
- Single 5-V Supply Operation
- Output Short-Circuit Protection
- Improved Replacement for the UA9638

description

The SN75ALS191 is a dual high-speed differential line driver designed to meet EIA Standard RS-422-A. The inputs are TTL- and CMOS-compatible and have input clamp diodes. Schottky-diode-clamped transistors are used to minimize propagation delay time. This device operates from a single 5-volt power supply and is supplied in 8-pin packages.

The SN75ALS191 is characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


D OR P PACKAGE (TOP VIEW)

vcc □	1	U 8]1Y
1 A 🗌	2	7] 1Z
2A 🗌	3	6]2Y
GND [4	5]2Z

FUNCTION TABLE (EACH DRIVER)


INPUT	OUTPUTS			
A [Υ	Z		
н	Н	L		
L	L	н		

logic diagram (positive logic)





schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage, V _I
Continuous total dissipation
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. All voltage values except differential output voltage VOD are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
P	1000 mW	8.0 mW/°C	640 mW

SN75ALS191 DUAL DIFFERENTIAL LINE DRIVER

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	٧
High-level input voltage, VIH	2			٧
Low-level input voltage, V _{IL}			0.8	٧
High-level output current, IOH			- 50	mA
Low-level output current, IQL		_	50	mA
Operating free-air temperature, TA	0		70	°C

electrical characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
VIK	Input clamp voltage	V _{CC} = 4.75 V, I _I = -18 mA	\		- 1	-1.2	V
.,	High-level output voltage	$V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V},$	I _{OH} = -10 mA	2.5	3.3		v
Vон	High-level output voltage		IOH = -40 mA	2			
VOL	Low-level output voltage	V _{CC} = 4.75 V, V _{IH} = 2 V, I _{OL} = 40 mA	V _{IL} = 0.8 V,			0.5	v
VOD1	Differential output voltage	$V_{CC} = 5.25 \text{ V}, I_{O} = 0$				2V _{OD2}	V
VOD2	Differential output voltage			2			V
Δ V _{OD}	Change in magnitude of [‡] differential output voltage						v
Voc	Common-mode output voltage §	V _{CC} = 4.75 V to 5.25 V, R _L			3	V	
∆ Voc	Change in magnitude of [‡] common-mode output voltage					±0.4	v
			V _O ≈ 6 V		0.1	100	
10	Output current with power off	V _{CC} = 0	V ₀ = -0.25 V		-0.1	- 100	μА
			$V_0 = -0.25 \text{ V to 6 V}$			± 100	
l _l	Input current	$V_{CC} = 5.25 \text{ V}, V_{\parallel} = 5.5 \text{ V}$				50	μΑ
ΊΗ	High-level input current	$V_{CC} = 5.25 \text{ V}, V_{I} = 2.7 \text{ V}$				25	μА
Щ	Low-level input current	$V_{CC} = 5.25 \text{ V}, V_{I} = 0.5 \text{ V}$				- 200	μА
los	Short-circuit output current¶	$V_{CC} = 5.25 \text{ V}, V_{O} = 0$	•	- 50		- 150	mA
'cc	Supply current (all drivers)	VCC = 5.25 V, No load,	All inputs at 0 V		32	40	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V and T_{A} = 25 °C.

switching characteristics over recommended range of operating free-air temperature (unless otherwise noted), VCC = 5 V

PARAMETER		TEST CO	NDITION	MIN	TYP#	MAX	UNIT
t _{DD} Differential-output	lelay time	0 15 -5	R ₁ = 100 Ω	-	3.5	7	ns
tTD Differential-output	ransition time	C _L = 15 pF,	ME = 100 II		3.5	7	ns
Skew		See Figure 2			1.5	4	ns

[#] Typical values are at $T_A = 25$ °C.



[‡]∆ | V_{OD} | and ∆ | V_{OC} | are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

⁵In EIA Standard RS-422-A, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}. ¶Only one output at a time should be shorted and duration of the short-circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES



NOTES: A. The input pulse generator has the following characteristics: $Z_{OUT} = 50 \Omega$. PRR $\leq 500 \text{ kHz}$, $t_W = 100 \text{ ns}$, $t_f = \leq 5 \text{ ns}$. B. C_L includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES

SN55ALS192, SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS

JUNE 1986

- Meets EIA Standard RS-422-A
- High-Speed, Low-Power ALS Design
- 3-State TTL Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Complementary Output Enable Inputs
- Improved Replacement for the AM26LS31


description

These quadruple complementary-output line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines. They meet the requirements of EIA Standard RS-422-A and are compatible with 3-state TTL circuits. Advanced Low-Power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 mA, while typical propagation delay time is less than 10 ns.


High-impedance inputs maintain input currents low, less than 1 μ A for a high level and less than 100 μ A for a low level. Complementary control inputs, G and \overline{G} , allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 megabits per second and is designed to operate with the SN75ALS193 quadruple line receiver. The SN55ALS192 is also capable of data rates in excess of 20 megabits per second and designed to operate with the SN55ALS193; however, it may be limited to a lower bit rate based on the temperature. Reference should be made to the Dissipation Rating Table and Figure 15.

The SN55ALS192 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN75ALS192 is characterized for operation from 0°C to 70°C.

SN55ALS192 . . . J PACKAGE SN75ALS192 . . . D, J, OR N PACKAGE (TOP VIEW)



SN55ASL192 . . . FK PACKAGE (TOP VIEW)



NC -- No internal connection

FUNCTION TABLE (EACH DRIVER)

INPUT	ENABLES	OUTPUTS
Α	G G	ΥZ
Н	н х	H L
L	н х	LH
Н	X L	H L
L	ΧL	L H
×	LH	Z Z


H = high level, L = low level,

Z = high impedance (off),


X = irrelevant




logic symbol†



logic diagram (positive logic)



schematics of inputs and outputs



¹This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages

SN55ALS192, SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

		SN55ALS192	SN75ALS192	UNIT
Supply voltage, V _{CC} (see Note 1)	7	7	V	
Input voltage, V _I		7	7	V
Output off-state voltage		6	6	V
	D package		950	
Continuous total dissipation at (or below)	FK package	1375		l _{mW}
25 °C free-air temperature (see Note 2)	J package	1375	1025	1 ""*
	N package		1150	1
Operating free-air temperature range		- 55 to 125	0 to 70	°C
Storage temperature range		-65 to 150	-65 to 150	°C
Case temperature for 60 seconds	FK package	260		°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J package	300	300	1
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	D or N package		260	°C

- NOTES: 1. All voltage values except differential output voltage VOD are with respect to network ground terminal
 - For operation above 25°C free air temperature, refer to the Dissipation Rating Table. In the J package, SN55ALS192 chips are either alloy or silver glass mounted and SN75ALS192 chips are glass mounted.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	TA = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	
FK or J (SN55ALS912)	1375 mW	11.0 mW/°C	880 mW	275 mW
J (SN75ALS192)	1025 mW	8.2 mW/°C	656 mW	
N	1150 mW	9.2 mW/°C	736 mW	

recommended operating conditions

	SN	55ALS	92	SN75ALS192			
	MIN	NOM	MAX	MIN NOM MAX		MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High level input voltage, VIH	2			2			V
Low-level input voltage, VIL			8.0		•	0.8	V
High-level output current, IOH			- 20			- 20	mA
Low-level output current, IOL			20			20	mA
Operating free-air temperature, TA	- 55		125	0		70	°C



SN55ALS192, SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVERS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN55ALS192			SN	UNIT		
	FANAMETER		TEST CONDITIONS.		TYPI	MAX	MIN	TYP [‡]	MAX	UNIT
Vik	Input clamp voltage	VCC = MIN,	I _I = -18 mA			- 1.5			- 1.5	V
Vон	High level output voltage	VCC = MIN,	IOH = -20 mA	2.4			2.5			V
VOL	Low level output voltage	VCC - MIN,	IOL - 20 mA			0.5			0.5	V
VΟ	Output voltage	VCC MAX,	10 0	0		6	0		6	V
VOD1	Differential output voltage	VCC - MIN.	10 - 0	1.5		6	1.5		6	V
Wanal	Differential output voltage	R ₁ = 100 Ω.	See Figure 1	½ VOD	1		½ VOC) 1		
1 4 0 0 2 1	Differential output voltage	INE - 100 11,	See Figure 1	2			2			V
ا۵۵۷اد	Change in magnitude of					+ 0.2			+ 0.2	v
214001	differential output voltage §					10.2			10.2	·
Voc	Common mode output voltage	RL = 100 11.	See Figure 1			+ 3			+ 3	V
7]A0C]	Change in magnitude of	1				± 0.2			± 0.2	٧
214001	common mode output voltage§	1				± 0.2			£ 0.2	· ·
10	Output current with power off	vcc - o	VO - 6 V			100			100	"A
10	Output current with power on	VCC 0	V _O = -0.25 V			100			100	,,,
100	Off-state (high-impedance	VCC = MAX	VO - 0.5 V			- 20			- 20	μA
loz	state) output current	ACC = MWV	Vo = 2.5 V			20			20	μщ
1.	Input current at maximum	VCC MAX,	V ₁ - 7 V			0.1			0.1	mA
11	input voltage	VCC WAA.	V1 / V			0.1	l		0.1	111/2
чн	High level input current	VCC - MAX,	V ₁ - 2.7 V			20			20	μА
l _{IL}	Low-level input current	$V_{CC} = MAX$	V ₁ = 0.4 V			- 0.2			- 0.2	mA
los	Short-circuit output current#	V _{CC} = MAX		~ 30		- 150	- 30		- 150	mA
'cc	Supply current (all drivers)	VCC - MAX,	All outputs disabled		26	45		26	45	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.

switching characteristics, VCC = 5 V, TA = 25 °C (see Figure 2)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1PLH	Propagation delay time, low to-high-level output			6	13	ns
tPHL	Propagation delay time, high-to-low-level output	C 20 F C1 4 C2		9	14	ns
	Output-to output skew	C _L = 30 pF, S1 and S2 open		3	6	ns
^t PZH	Output enable time to high level	R _L = 75 Ω		11	15	ns
†PZL	Output enable time to low level	R _L = 180 Ω		16	20	ns
¹ PHZ	Output disable time from high level	6 10 5 61 4 62 4		8	15	ns
tPLZ	Output disable time from low level	C _L = 10 pF, S1 and S2 closed		18	20	ns

 $^{^{1}}$ All typical values are at V_{CC} = 5 V and T_A = 25 °C.

⁵Δ|V_{OD}| and Δ|V_{OC}| are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

In EIA Standard RS 422A, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}. Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION






FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES






PROPAGATION DELAY TIMES AND SKEW

ENABLE AND DISABLE TIMES


VOLTAGE WAVEFORMS




TEST CIRCUIT

- NOTES: A. When measuring propagation delay times and skew, switches S1 and S2 are open.
 - B. Each enable is tested separately:
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. C_L includes probe and jig capacitance.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_0 \approx 50 \Omega$, $t_f \leq$ 15 ns, and $t_f \le 6 \text{ ns}.$

FIGURE 2. SWITCHING TIMES




NOTE 3: The A input is connected to VCC during the testing of the Y outputs and to ground during the testing of the Z outputs




NOTES: 3. The A input is connected to VCC during the testing of the Y outputs and to ground during the testing of the Z outputs. 4. The A input is connected to ground during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs

FIGURE 9

FIGURE 10



NOTE 4: The A input is connected to ground during the testing of the Y outputs and to VCC during the testing of the Z outputs.




- Meets EIA Standards RS-422-A and RS-423-A
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- Designed for Multipoint Bus Transmission on Long Bus Lines in Noisy Environments
- 3-State Outputs
- Common-Mode input Voltage Range . . . −7 V to 7 V
- Input Sensitivity . . . ± 200 mV
- Input Hysteresis . . . 120 mV Typ
- High Input Impedance . . . 12 kΩ Min
- Operates from Single 5-V Supply
- Low ICC Requirements: ICC . . . 35 mA Max
- Improved Speed and Power Consumption Compared to AM26LS32A

description


The SN/5ALS193 is a monolithic quadruple line receiver with 3-state outputs designed using Advanced Low-Power Schottky technology. This technology provides combined improvements in bar design, tooling production, and wafer fabrication. This, in turn, provides significantly less power requirements and permits much higher data throughput than other designs. The device meets the specifications of EIA Standards RS-422-A and RS-423-A. It features 3-state outputs that permit direct connection to a bus-organized system with a Fail-Safe design that ensures the outputs will always be high if the inputs are open.

The device is optimized for balanced multipoint bus transmission at rates up to 20 megabits per second. The input features high input impedance, input hysteresis for increased noise immunity, and an input sensitivity of $\pm 200~\text{mV}$ over a common-mode input voltage range of -7 to 7 V. It also features active-high and active-low enable functions that are common to the four channels. The SN75AL5193 is designed for optimum performance when used with the SN75AL5192 quadruple differential line driver.

The SN75ALS193 is characterized for operation from 0 °C to 70 °C.




logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL	ENA	BLES	OUTPUT
A-B	G	Ğ	Y
V- > 0.2 V	Н	Х	н
V _{ID} ≥ 0.2 V	×	L	н
0011 111 10011	Н	х	7
$-0.2 \text{ V} < \text{V}_{1D} < 0.2 \text{ V}$	×	L	?
V - 00V	Н	Х	L
V _{ID} ≤ ~0.2 V	×	L	L
×	L	н	Z


H = high level

L = low level

X = irrelevant

? = indeterminate Z = high impedance (off)

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage, A or B inputs
Differential input voltage (see Note 2)
Enable input voltage
Low-level output current
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3) 1025 mW
Operating free-air temperature range
Storage temperature range65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds 300°C

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

- Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.
 For operation above 26°C free-air temperature, derate the J package to 656 mW at 70°C at the rate of 8.2 mW/°C.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
Common-mode input voltage, VIC			± 7	V
Differential input voltage, VID			±12	V
High-level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
High-level output current, IOH			-400	μА
Low-level output current, IOL			16	mA
Operating free-air temperature, TA	0		70	°C

SN75ALS193 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

electrical characteristics over recommended range of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
VT+	Positive-going threshold voltage					200	mV
VT	Negative-going threshold voltage			- 200 t			m۷
V _{hys}	Hysteresis §				120		mV
VIK	Enable-input clamp voltage	I _I = -18 mA				- 1.5	V
Vон	High level output voltage	V _{ID} = 200 mV, See Figure 1	I _{OH} 400 дА,	2.7	3.6		٧
VOL	Low-level output voltage	V _{ID} = -200 mV, See Figure 1	I _{OL} = 8 mA I _{OL} = 16 mA			0.45	٧
loz	High-impedance state output current	V _{CC} = 5,25 V	V _O = 2.4 V V _O = 0.4 V			20 20	"А
l _j	Line input current	Other input at 0 V, See Note 4	V _I = 15 V V _I = -15 V		0.7	1.2	mA
Ή	High-level enable-input current		V _{IH} = 2.7 V V _{IH} = 5.25 V			20 100	μА
l _{IL}	Low-level enable-input current	VIL - 0.4 V				- 100	μA
	Input resistance			12	18		kΩ
los	Short-circuit output current	V _{ID} = 3 V, See Note 5	V _O = 0,	- 15	- 78	- 130	mA
Icc	Supply current	Outputs disabled			22	35	mA

switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
tPLH	Propagation delay time, low-to-high-level output	$V_{ID} = -2.5 \text{ V to } 2.5 \text{ V, } C_L = 15 \text{ pF,}$			15	22	ns
tPHL	Propagation delay time, high-to-low-level output	See Figure 2			15	22	ns
tPZH	Output enable time to high level	C _L = 15 pF,	See Figure 3		13	25	ns
tPZL	Output enable time to low level	C _L = 15 pF,	See Figure 3		11	25	ns
tPHZ	Output disable time from high level	C _L = 5 pF,	See Figure 3		13	25	ns
tPLZ	Output disable time from low level	C _L = 5 pF,	See Figure 3		15	22	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25 °C. † The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only. § Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage,

NOTES: 4. Refer to EIA Standard RS-422-A and RS-423-A for exact conditions.

^{5.} Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. VOH, VOL





NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{OUT} = 50 $\Omega_t t_f \leq$ 6 ns. $t_f \leq$ 6 ns.

B. C_L includes probe and jig capacitance.

FIGURE 2. tPLH, tPHL


PARAMETER MEASUREMENT INFORMATION





VOLTAGE WAVEFORMS FOR tPHZ, tPZH

VOLTAGE WAVEFORMS FOR tPLZ, tPZL




NOTES: A. C_L includes probe and jig capacitance.

B. All diodes are 1N3064 or equivalent.


C. Enable G is tested with G high; G is tested with G low.


FIGURE 3. tPHZ, tPZH, tPLZ, tPZL





Enable Voltage – V FIGURE 6 Enable Voltage – V

FIGURE 7









LOW-LEVEL OUTPUT VOLTAGE

٧s FREE-AIR TEMPERATURE VCC - 5 V VID - - 200 mV VOL - Low-Level Output Voltage - V VIC - 0 10 - 8 mA 10 - 0 0 L 10 20 30 40 50 60 70 TA - Free-Air Temperature - °C

FIGURE 12









FIGURE 13















TYPICAL CHARACTERISTICS









OCTOBER 1988

- Meets EIA Standard RS-422-A
- High-Speed ALS Design
- 3-State TTL-Compatible
- Single 5-V Supply Operation
- High Output Impedance in Power-Off Condition
- Two Pairs of Drivers Independently Enabled
- Designed as a Replacement for the MC3487 with Improvements: I_{CC} 50% Lower, Switching Speed 30% Faster, Full-Temperature-Range Version

description

These quadruple complementary-output line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines.

They meet the requirements of EIA Standard RS-422-A and are compatible with 3-state TTL circuits. Advanced Low-Power Schottky technology provides high speed without the usual power penalty. Standby supply current is typically only 26 mA, while typical propagation delay time is less than 10 ns and enable/disable times are typically less than 16 ns.


High-impedance inputs keep input currents low, less than 1 μ A for a high level and less than 100 μ A for a low level. The driver circuits can be enabled in pairs by separate active-high enable inputs. The SN55ALS194 and SN75ALS194 are capable of data rates in excess of 10 megabits per second and are designed to operate with the SN55ALS195 and SN75ALS195 quadruple line receivers.

The SN55ALS194 is characterized for operation from -55°C to 125°C. The SN75ALS194 is characterized for operation from 0°C to 70°C.

SN55ALS194 . . . J PACKAGE SN75ALS194 . . . D, J, OR N PACKAGE



SN55ALS194 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


FUNCTION TABLE (EACH DRIVER)


MIDIAT	OUTPUT	OUT	PUTS
INPUT	ENABLE Y		Z
Н	Н	н	L
L	Н	L	н
×	L	High-Impedance	High-Impedance

H = TTL high level, L = TTL low level, X = irrelevant

logic symbol†

logic diagram (positive logic)






3,4EN (12) (10) 3Y (111) 3Z (14) 4A (15) (15) (13) 4Z

Fill hambers shown are for b, o, and it puckages.

schematics of inputs and outputs



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	/ V
Input voltage, VI 5	.5 V
Continuous total dissipation See Dissipation Rating T	able
Operating free-air temperature range: SN55ALS19455°C to 12	5°C
SN75ALS194 0°C to 7	0°C
Storage temperature range65°C to 15	0°C
Case temperature for 60 seconds: FK package	0°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package 26	O o C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	0°C

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

	T _∆ ≤ 25°C	DERATING FACTOR	TA - 70°C	TA = 125°C
PACKAGE	POWER RATING	ABOVE TA = 25°C	POWER RATING	POWER RATING
D	950 mW	7.6 mW/°C	608 mW	N/A
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J (SN55ALS194)	1375 mW	11.0 mW/°C	880 mW	275 mW
J (SN75ALS194)	1025 mW	8.2 mW/°C	656 mW	N/A
N	1150 mW	9.2 mW/°C	736 mW	N/A

recommended operating conditions

		SN	55ALS	194	SN75ALS194		194	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
	All inputs, T _A = 25°C	2			2			v
High-level input voltage, VIH	A inputs, TA = Full range	2			2			
	EN inputs, TA = Full range	2.1			2			
Low-level input voltage, VIL				0.8			0.8	V
High-level output current, IOH				- 20			- 20	mA
	TA = 25°C			48			48	mA
Low-level output current, IQL	TA = Full range			20			48	
Operating free-air temperature, To		- 55		125	0		70	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST (TEST CONDITIONS			TYP	MAX	UNIT
VIK	Input clamp voltage	V _{CC} = MIN,	lj =	18 mA			- 1.5	>
Vон	High-level output voltage	V _{CC} = MIN, I _{OH} = -20 mA		SN55ALS194 SN75ALS194	2.4			>
VOL	Low-level output voltage	VCC = MIN,	IOL =	MAX			0.5	٧
vo	Output voltage	10 = 0			0		6	٧
V _{OD1}	Differential output voltage	10 = 0			2		6	٧
V _{OD2}	Differential output voltage				½ V _O (01		>
Δ V _{OD}	Change in magnitude of differential output voltage [‡]	$R_1 = 100 \Omega$, See Figure 1					± 0.4	٧
Voc	Common-mode output voltage	1 1					± 3	>
ΔIVOCI	Change in magnitude of common-mode output voltage [‡]						± 0.4	٧
10	Output current with power off	$V_{CC} = 0$ $V_{O} = 6 V$ $V_{O} = -0.25 V$				100 - 100	μА	
loz	High-impedance state output current	V _{CC} = MAX, Output enables	V ₀ =	2.7 V			100	μА
-02		at 0.8 V	v ₀ =				- 100	
4	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 5				100	μΑ
ΉΗ	High-level input current	V _{CC} = MAX,	V ₁ = 2	2.7 V			50	μА
liL.	Low-level input current	V _{CC} = MAX,	V ₁ = 0).5 V			- 200	μΑ
los	Short-circuit output current	V _{CC} = MAX,	V ₁ = 2	2 V	- 40		- 140	mA
ICC	Supply current (all drivers)	V _{CC} = MAX.	All out	puts disabled		26	45	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST	TEST SN55ALS194		SN75ALS194			UNIT	
	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX 13 14 6 14 12 20	ONIT
^t PLH	Propagation delay time, low-to-high-level output	C 15 - 5		6	13		6	13	ns
1PHL	Propagation delay time, high-to-low-level output	C _L = 15 pF, See Figure 2		9	14		9	14	ns
	Output-to-output skew			3.5	6		3.5	6	ns
†TD	Differential-output transition time	Ct = 15 pF, See Figure 3		8	14		8	14	ns
tPZH	Output enable time to high level		T	9	12		9	12	ns
tPZL	Output enable time to low level	C _L = 15 pF,		12	20		12	20	ns
tPHZ	Output disable time from high level	See Figure 4		9	15		9	14	ns
tPLZ	Output disable time from low level			12	15		12	15	ns

[‡] ∆[V_{OD}] and ∆[V_{OC}] are the changes in magnitude of V_{OD} and V_{OC}, respectively, that occur when the input is changed from a high level to a low level.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A
v _o	V _{oa} , V _{ob}
VOD1	v _o
V _{OD2}	$V_t (R_L = 100 \Omega)$
ΔIVODI	$ v_t - \overline{v}_t $
Voc	V _{os}
Δ Voc	Vos - ∇os
los	I _{sa} , I _{sb}
ю	l _{xa} , l _{xb}




FIGURE 1. DRIVER VOD AND VOC

PARAMETER MEASUREMENT INFORMATION




FIGURE 2. PROPAGATION DELAY TIMES





FIGURE 3. DIFFERENTIAL-OUTPUT TRANSITION TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_r \le 5 \text{ ns}$, $t_f \le 5 \text{ ns}$, PRR $\le 1 \text{ MHz}$, duty cycle $\le 50\%$, $Z_0 \approx 50 \Omega$.
 - B. C_L includes probe and stray capacitance.
 - C. All diodes are 1N916 or 1N3064.

PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS

NOTES: A. The input pulse is supplied by a generator having the following characteristics: $t_r \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 1 MHz, duty cycle $\le 50\%$, $Z_0 = 50$ Ω .


- B. C_L includes probe and stray capacitance.
- C. All diodes are 1N916 or 1N3064.

FIGURE 4. DRIVER ENABLE AND DISABLE TIMES



†Date for temperatures below 0°C and above 70°C are applicable to SN55ALS194 circuits only.


NOTE 2: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.



†Data for temperatures below 0 °C and above 70 °C are applicable to the SN55ALS194 circuits only.

NOTES: 2. The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.


3 The A input is connected to ground during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.



† Data for temperatures below 0°C and above 70°C are applicable to the SN55ALS194 circuits only.

NOTE 3: The A input is connected to ground during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

TYPICAL CHARACTERISTICS




JUNE 1990

- Meets EIA Standards RS-422-A and RS-423-A
- Meets CCITT Recommendations V.10, V.11, X.26, and X.27
- 7 V to 7 V Common-Mode Range With 200-mV Sensitivity
- 3-State TTL-Compatible Outputs
- High Input Impedance . . . 12 kΩ Min
- Input Hysteresis . . . 120 mV Typ
- Single 5-V Supply Operation
- Low Supply Current Requirement . . . 35 mA Max
- Improved Speed and Power Consumption Compared to MC3486


description

The SN55ALS195 and SN75ALS195 are monolithic quadruple line receivers with 3-state outputs designed using Advanced Low-Power Schottky technology. This technology provides combined improvements in die design, tooling production, and wafer fabrication, which in turn, provide lower power consumption and permit much higher data throughput than other designs. The devices meet the specifications of EIA Standards RS-422-A and RS-423-A. The 3-state outputs permit direct connection to a busorganized system with a fail-safe design that ensures the outputs will always be high if the inputs are open.

SN55ALS195, SN75ALS195...J PACKAGE (TOP VIEW)



SN55ALS195 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

The devices are optimized for balanced multipoint bus transmission at rates up to 20M b/s. The input features high input impedance, input hysteresis for increased noise immunity, and an input sensitivity of ± 200 mV over a common-mode input voltage range of ± 7 V. The devices also feature an active-high enable function for each of two receiver pairs. The SN55ALS195 and SN75ALS195 are designed for optimum performance when used with the SN55ALS194 and SN75ALS194 quadruple differential line drivers.

The SN55ALS195 is characterized for operation from $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The SN75ALS195 is characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.




logic symbol†


1,2EN 4 1A -2 4 <u>3</u> 1Y 1B 1 2A 6 5 2Y 2B 7 3,4EN 12 EN 3A 10 D D 11 3Y 3B 9 4A 14 13 4Y 15

 $^{\dagger}\text{This symbol}$ is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the J package.

logic diagram






FUNCTION TABLE (EACH RECEIVER)

DIFFERENTIAL INPUTS A-B	ENABLE	OUTPUT Y
V _{ID} ≥ 0.2 V	Н	н
$-0.2 \text{ V} < \text{V}_{\text{1D}} < 0.2 \text{ V}$	Н	7
V _{ID} ≤ -0.2 V	Н	L
×	L	Z

H = high level, L = low level, X = irrelevant,

? = indeterminate, and Z = high impedance (off)

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, VCC (see Note 1)
Input voltage, A or B inputs, V _I
Differential input voltage (see Note 2)
Enable input voltage
Low-level output current
Continuous total dissipation See Dissipation Rating Table
Operating free-air temperature range: SN55ALS195
SN75ALS195 0°C to 70°C
Storage temperature range
Case temperature for 60 seconds: FK package
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package 300°C

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.

2. Differential-input voltage is measured at the noninverting input with respect to the corresponding inverting input.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	TA = 125°C POWER RATING
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J (SN55ALS195)	1375 mW	11.0 mW/°C	880 mW	275 mW
J (SN75ALS 195)	1025 mW	8.2 mW/°C	656 mW	N/A

TEXAS INSTRUMENTS

recommended operating conditions

	SI	SN55ALS195		SN75ALS195			1
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5.	5.25	V
Common-mode input voltage, VIC			± 7			± 7	V
Differential input voltage, VID			± 12			± 12	V
High-level input voltage, VIH	2			2			٧
Low level input voltage, V _{IL}			0.8			0.8	٧
High-level output current, IOH			-400			- 400	μА
Low-level output current, IOL			16			16	mA
Operating free-air temperature, TA	- 55		125	0		70	°C

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS†	MIN	TYP‡	MAX	UNIT
VT+	Positive-going threshold voltage					200	mV
VT-	Negative-going threshold voltage			- 200 §			mV
Vhys	Hysteresis¶				120		mV
VIK	Enable-input clamp voltage	V _{CC} = MIN,	I _I = · 18 mA			1.5	V
Vон	High-level output voltage	V _{CC} MIN, I _{OH} = ~400 μA,	V _{ID} = 200 mV, See Figure 1	2.5	3.6		٧
VOL	Low-level output voltage	V _{CC} = MIN V _{ID} = -200 mV,	I _{OL} - 8 mA		0.45	V	
•	, 5	See Figure 1	I _{OL} = 16 mA			0.5	
	High-impedance state output current	V _{CC} = MAX, V _{ID} = -3 V,	V _{IL} = 0.8 V, V _O ⇒ 2.7 V			20	
loz		V _{CC} = MAX, V _{IO} - 3 V,	V _{IL} = 0.8 V, V _O = 0.5 V			- 20	μΑ
l _i	Line input current	Other input at 0 V,	V _{CC} = MIN, V _I = 15 V		0.7	1.2	mA
'1	Elle input content	See Note 3	VCC = MAX, VI = -15 V		~ 1.0	- 1.7	ma.
IIH	High-level enable-input current	V _{CC} = MAX	V _{IH} = 2.7 V V _{IH} = 5.25 V			20 100	μА
IIL	Low-level enable-input current	V _{CC} = MAX,	V _{IL} = 0.4 V			- 100	μА
	Input resistance			12	18		kΩ
los	Short-circuit output current	$V_{CC} = MAX,$ $V_{O} = 0.$	V _{ID} = 3 V. See Note 4	- 15	- 78	- 130	mA
lcc	Supply current	V _{CC} = MAX,	Outputs disabled		22	35	· mA

[†]For conditions shown as MIN or MAX, use the appropriate values specified under recommended operating conditions.

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C

The algebraic convention, in which the less positive limit is designated minimum, is used in this data sheet for threshold voltage levels only. Hysterosis is the difference between the positive going input threshold voltage, V_T , and the negative going input threshold voltage, V_T ... NOTES: 3. Refer to EIA Standard RS-422-A and RS-423-A for exact conditions

^{4.} Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	$V_{ID} = 0 V \text{ to } 3 V$,	C _L = 15 pF,		15	22	ns
tPHL	Propagation delay time, high- to low-level output	See Figure 2			15	22	ns
tPZH	Output enable time to high level	C ₁ = 15 pF,	See Figure 3		13	25	ns
tPZL	Output enable time to low level	C[= 15 pr,	See Figure S		10	25	113
tPHZ	Output disable time from high level	C ₁ = 15 pF,	See Figure 3		19	25	ns
tPLZ	Output disable time from low level	C[= 15 μr,	See Figure 3		17	22	115

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. VOH, VOL



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle $\leq 50\%$, $Z_{out} = 50 \, \Omega$, $t_f \leq 6 \, \text{ns}$, $t_f \leq 6 \, \text{ns}$.

B. C_L includes probe and jig capacitance.

FIGURE 2. PROPAGATION DELAY TIMES

PARAMETER MEASUREMENT INFORMATION SW1 OUTPUT 2 k() ee Note C) o∕sw3 CL - 15 pF GENERATOR (see Note B) (see Note A) 51 Ω TEST CIRCUIT tPZL ^tPZH INPUT SW2 open SW1 to -2.5 V SW3 closed SW2 closed ^tPZH SW3 open †PZL VOH OUTPUT OUTPUT VOL tPLZ ^tPHZ 3 V SW1 to 2.5 V SW1 to -2.5 V INPUT INPUT SW2 closed SW2 closed SW3 closed SW3 closed 1PHZ tPLZ-

VOLTAGE WAVEFORMS

OUTPUT

۷он


- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} = 50 ft., t_f \leq 6 ins. t_f \leq 6 ins.
 - B. CL includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.

0.5 V

OUTPUT

FIGURE 3. ENABLE AND DISABLE TIMES

VOL



[†]Data for temperatures below 0°C and above 70°C, and below 4.75 V and above 5.25 V, are applicable to SN55ALS195 circuits only.



TYPICAL CHARACTERISTICS[†]




FIGURE 10 FIGURE 11

- 100

- 60

IOH - High-Level Output Current - mA

0 0

-20



Data for temperatures below 0°C and above 70°C, and below 4.75 V and above 5.25 V, are applicable to SN55ALS195 circuits only.

TΑ - 125°C

-40

-60

IOH-High-Level Output Current-mA


- 80

0

TYPICAL CHARACTERISTICS[†]


LOW-LEVEL OUTPUT VOLTAGE


FREE-AIR TEMPERATURE



TA-Free-Air Temperature-°C


FIGURE 12





[†]Data for temperatures below 0°C and above 70°C, and below 4.75 V and above 5.25 V, are applicable to SN55ALS195 circuits only.





200

10 - 0 **Outputs Enabled**

VIC - 0

TA - 25°C

- 100

0

V_{ID} - Differential Input Voltage - mV

FIGURE 17

100

5

-200

ပ္သိ 10

5

O

10 k

100 k

1 M

f - Frequency - Hz


FIGURE 18

10 M

100 M

[†]Data for temperatures below 0 °C and above 70 °C, and below 4.75 V and above 5.25 V, are applicable to SN55ALS195 circuits only.





†Data for temperatures below 0°C and above 70°C, and below 4.75 V and above 5.25 V, are applicable to SN55ALS195 circuits only.

4.5 4.6 4.7 4.8 4.9 5.0 5.1 5.2 5.3 5.4 5.5

V_{CC}-Supply Voltage-V

FIGURE 22



5

-75 -50 -25 0

25 50

TA-Free-Air Temperature-°C

FIGURE 21

75 100 125

SN65LBC176, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

AUGUST 1991

- Bidirectional Transceiver
- Meets EIA Standard RS-485 and ISO 8482:1987(E)
- High-Speed Low-Power LinBiCMOS™
 Circuitry
- Designed for High-Speed Operation in Both Serial and Parallel Applications
- Low Skew
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Very Low Disabled Supply Current Requirements . . . 200 µA Maximum
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Open Circuit Fail-Safe Receiver Design
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates From a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection

D OR P PACKAGE (TOP VIEW)



FUNCTION TABLE (DRIVER)

INPUT	ENABLE	OUT	PUTS
D	DE	Α	В
Н	Н	Н	L
L	н	L	н
×	L	z	Z

FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS A-B	ENABLE ŘĒ	OUTPUT R
V _{ID} ≥ 0.2 V	L	н
-0.2 V < V _{ID} < 0.2 V	L	7
V _{ID} ≤ -0.2 V	L	L
×	н	Z

H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)

description

The SN65LBC176 and SN75LBC176 differential bus transceivers are monolithic integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet EIA Standard RS-485 and ISO 8482:1987(E).

The SN65LBC176 and SN75LBC176 combine a 3-state differential-line driver and a differential-input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{\rm CC} = 0$. This port features wide positive and negative common-mode voltage ranges, making the device suitable for party line applications. Very low device supply current can be acheived by disabling the driver and the receiver. Both the driver and receiver are available as cells in the Texas Instruments LinASIC "Library.

The SN65LBC176 is characterized for operation from -40° C to 85°C and the SN75LBC176 is characterized for operation from 0°C to 70°C.

LinBiCMOS and LinASIC are trademarks of Texas Instruments Incorporated.




SN65LBC176, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

logic symbol†


DE (3) EN1 RN2 P 10 (6) A (7) B

logic diagram (positive logic)



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs



SN65LBC176, SN75LBC176 DIFFERENTIAL BUS TRANSCEIVERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	7 V
Voltage range at any bus terminal	
Enable input voltage	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA: SN65LBC176	40°C to 85°C
SN75LBC176	0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	T _A = 70°C POWER RATING	TA = 85°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW
P	1000 mW	8.0 mW/°C	640 mW	520 mW

recommended operating conditions

		MIN N	OM MAX	UNIT
Supply voltage, VCC		4.75	5 5.25	٧
Voltage at any bus terminal (separately or common mode), V _I or V _I C			12	V
voltage at any our terminal (separately or common mode), v or vic			-7	•
High-level input voltage, VIH	D, DE, and RE	2		٧
Low-level input voltage, VIL	D, DE, and RE		0.8	V
Differential input voltage, VID (see Note 2)	Differential input voltage, VID (see Note 2)		±12	٧
High-level output current, IOH	Driver		-60	mA
High-level output current, IOH	Receiver		-400	μA
Low-level output current, IOL	Driver		60	mA
Fow-level oorbot content, IOF	Receiver		8	IIIA
Operating free-air temperature, TA	SN65LBC176	-40	85	••
	SN75LBC176	0	70	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
VIK	Input clamp voltage	I ₁ = -18 mA	= – 18 mA				-1.5	· ·
Vo	Output voltage	IO = 0			0		6	>
VOD11	Differential output voltage	IO = 0) = 0				6	V
	Differential output voltage	R ₁ = 54 Ω,	See Figure 1	75LBC176	1.5	2.25	5	V
VOD2	Differential output voltage		366 Figure 1	65LBC176	1.3			
V _{OD3}	Differential output voltage	V _{test} = -7 V to 12 V,	See Figure 2	75LCB176	1.5		5	V
		[6		65LBC176	1.3			
Δ V _{OD}	Change in magnitude of differential output voltage ‡						±0.2	٧
Voc	Common-mode output voltage	R_L = 54 Ω or 100 Ω . See Figure 1					-1	٧
Δ VOC	Change in magnitude of common-mode output voltage‡						±0.2	٧
1-		Output disabled,	V _O = 12 V				1	
Ю	Output current	See Note 3	V _O = -7 V			-0.8		mA
ΊΗ	High-level input current	V _I = 2.4 V					20	μА
IIL.	Low-level input current	V _I = 0.4 V					~100	μA
		V _O = -7 V			1		-250	
		V _O = 0			1		~150	
los	Short-circuit output current	Vo = Vcc					250	mA
	V _O = 12 V			1				
lcc	Supply current	V _I = 0 or V _{CC} ,	Receiver disable	ed and driver			1500	μА
	• • •	No load	Receiver and di	river disabled			200	

NOTE 3: This applies for both power on and off; refer to EIA standard RS-485 for exact conditions.

driver switching characteristics over recommended ranges of supply voltage, $T_A = 0$ °C to 70°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
,tDD	Differential-output delay time		8		25	ns
tsk(p)	Pulse skew (t _{DDH} - t _{DDL})	$R_L = 54 \Omega$, $C_L = 50 pF$,		0	6	ns
^t PLH	Propagation time, low-to-high-level single-ended output	See Figure 3			26	ns
tPHL	Propagation time, high-to-low-level single-ended output				26	ns
tPZH	Output enable time to high level	R _L = 110 Ω, See Figure 4			60	ns
tPZL	Output enable time to low level	R _L = 110 Ω, See Figure 5			60	ns
tPHZ	Output disable time from high level	R _L = 110 Ω, See Figure 4			60	ns
tPLZ.	Output disable time from low level	R _L = 110 Ω, See Figure 5			60	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

‡ Δ | V_{OD} | and Δ | V_{OC} | are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-485
v _o	V _{oa} . V _{ob}
I VOD1 I	V _o
VOD2	V _t (R _L = 54 Ω)
l Vops l	Vt (Test Termination Measurement 2)
ΔIVODI	V _t - $\vec{\nabla}_t$
Voc	Vos
ΔIVOCI	Vos - Vos
los	
10	lía. lib

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
VTH	Differential-input high-threshold voltage	VO = 2.7 V,	I _O = -0.4 mA			0.2	V
VTL	Differential-input low-threshold voltage	V _O = 0.5 V,	I _O = 8 mA	-0.2‡			٧
V _{hys}	Hysteresis [§]				50		mV
ViK	Enable-input clamp voltage	l _i = -18 mA				~1.5	V
Vон	High-level output voltage	V _{ID} = 200 mV, See Figure 6	IOH = -4 10 HA,	2.7			٧
VOL	Low-level output voltage	V _{ID} ≈ 200 mV, See Figure 6	I _{OL} = 8 mA,			0.45	٧
loz	High-impedance-state output current	VO = 0.4 V to 2.4 V	v			±20	μА
l _i	Line input current	Other input = 0 V, See Note 4	V ₁ = 12 V V ₁ = -7 V			-0.8	mA
ΊΗ	High-level enable-input current	VIH = 2.7 V				20	μА
IIL	Low-level enable-input current	V _{IL} = 0.4 V				-100	μА
ri	Input resistance			12			kΩ
		VI = 0 or VCC.	Receiver enabled and driver disabled			3.9	mA
ICC	Supply current	No load	Receiver and driver disabled			200	μА

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

⁹ Hysteresis is the difference between the positive-going input threshold voltage, VT+, and the negative-going input threshold voltage, VT_ See Figure 4.

NOTE 4: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.

receiver switching characteristics over recommended ranges of supply voltage, $T_{\Delta} = 0^{\circ}$ C to 70° C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	V _{ID} = -1.5 V to 1.5 V, C _I = 15 pF,	20		30	ns
tPHL	Propagation delay time, high-to-low-level output	See Figure 7	28		45	ns
tsk(p)	Pulse skew (tpLH - tpHL)]		10	18	ns
tPZH	Output enable time to high level	C ₁ = 15 pF, See Figure 8			30	กร
†PZL	Output enable time to low level	CL = 15 pr. See rigule 0			30	ns
tPHZ	Output disable time from high level	C _L = 15 pF, See Figure 8			30	ns
†PLZ	Output disable time from low level	1			30	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver V_{OD} and V_{OC}




Figure 2. Driver VOD3




Figure 3. Driver Differential-Output Delay and Transition Times

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \le 1 MHz, 50% duty cycle, $t_f \le$ 6 ns, $t_f \le$ 6 ns, $Z_0 = 50 \Omega$.

B. C_L includes probe and jig capacitance.

PARAMETER MEASUREMENT INFORMATION C_L = 50 pF GENERATOR OUTPUT ≸ 50 Ω (See Note A) TEST CIRCUIT **VOLTAGE WAVEFORMS**

Figure 4. Driver Enable and Disable Times




Figure 5. Driver Enable and Disable Times

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_f ≤ 6 ns, t_f ≤ 6 ns, $Z_0 = 50 \Omega$. B. CL includes probe and jig capacitance.





Figure 6. Receiver VOH and VOL



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, t_f ≤ 6 ns, t_f ≤ 6 ns,

 $Z_0 = 50 \ \Omega$.

B. CL includes probe and jig capacitance.

- Bidirectional Transceiver
- Suitable for Most EIA Standards RS-422-A and RS-485 Applications
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability . . . ± 60 mA Max
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Sensitivity . . . ± 200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates from Single 5-V Supply
- Low Power Requirements


description


The SN95176B differential bus transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus transmission lines. These transceivers are suitable for most RS-422-A and RS-485 applications to the extent of the specified data sheet characteristics and operating conditions.

The SN95176B combines a 3-state differential line driver and a differential input line receiver both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or VCC = 0. These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.



JG PACKAGE





NC - No internal connection

FUNCTION TABLE (DRIVER)

INPUT	ENABLE	OUTPUTS	
D	DE	A	В
Н	н	н	L
L	н	L	н
×	L	Z	Z

FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS A - B	ENABLE RE	OUTPUT R
V _{ID} ≥0.2 V	L	н
-0.2 V < VID < 0.2 V	L	7
V _{ID} ≤ -0.2 V	L	L
X	н	z

H = high level, L = low level, ? = indeterminate,


X = irrelevant, Z = high impedance (off)

description (continued)


The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive-and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150 °C. The receiver features a minimum input impedance of 12 k Ω , an input sensitivity of \pm 200 mV, and a typical input hysteresis of 50 mV.

The SN95176B is characterized for operation from -40°C to 110°C.

logic symbol†




logic diagram (positive logic)



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the JG package.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Voltage at any bus terminal
Enable input voltage
Continuous total dissipation
Operating free-air temperature range – 40 °C to 110 °C
Storage temperature range65°C to 150°C
Case temperature for 60 seconds: FK package
lead temperature 1.6 mm (1/16 inch) from the case for 60 seconds: IG or W nackage 300 °C

NOTE 1: All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	TA = 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	TA = 85°C POWER RATING	TA = 110°C POWER RATING
FK	1375 mW	11.0 mW/°C	880 mW	715 mW	440 mW
JG	1050 mW	8.4 mW/°C	672 mW	546 mW	336 mW
w	1000 mW	8.0 mW/°C	640 mW	520 mW	320 mW

recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	٧
Voltage at any bus terminal (separately or common mode), V _I or V _{IC}				12	v
				-7	
High-level input voltage, VIH	D, DE, and RE	2			٧
Low-level input voltage, V _{IL}	D, DE, and RE			0.8	V
Differential input voltage, V _{ID} (see Note 2)				±12	٧
High-level output current, IOH	Driver			- 60	mA
night-level output current, IOH	Receiver			- 400	μA
Law level autout aurent La	Driver			60	mA
Low-level output current, IOL	Receiver			8	""
Operating free-air temperature, TA		- 40		110	°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS†	MIN	TYP\$	MAX	UNIT
VIK	Input clamp voltage	I ₁ = -18 mA				-1.5	٧
V _O	Output voltage	10 = 0		0		6	٧
VOD1	Differential output voltage	10 = 0		1.5		6	٧
11/-	Differential output voltage	$R_L = 100 \Omega$.	See Figure 1	2			٧
V _{OD2}	Differential output voltage	$R_L = 54 \Omega$,	See Figure 1	1.5	2.5	5	٧
V _{OD3}	Differential output voltage	See Note 3			4		· V
ΔĮVOD	Change in magnitude of differential output voltage §					±0.2	٧
Voc	Common-mode output voltage	$R_L = 54 \Omega$,	See Figure 1			3	٧
Δ'VOC	Change in magnitude of common-mode output voltage §					±0.2	٧
	Output current	Outputs disabled,	Vo = 12 V			1	
10		See Note 4	Vo = -7 V			-0.8	mA
IH	High-level input current	V ₁ = 2.4 V				20	μА
IIL	Low-level input current	V ₁ = 0.4 V				- 400	μA
		V ₀ = -7 V				- 250	
1		V ₀ = 0				- 150	mA.
los	Short-circuit output current	VO = VCC				250	,,,,A
		V _O = 12 V				250	
1	Cumply ourself (total positions)	No load	Outputs enabled		42	70	mA
'cc	Supply current (total package)	INO IOAG	Outputs disabled		26	35	IIIA

[†]The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs. ‡ All typical values are at V_{CC} = 5 V and T_A = 25 °C.

driver switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER		TEST CO	INDITIONS	MIN	TYP	MAX	UNIT
tDD	Differential-output delay time	B 540	$R_L = 54 \Omega$, See Figure 3		15	22	ns
tTD	Differential-output transition time	n[= 54 u,			20	30	ns
tPZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 4		85	120	ns
tPZL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5	T	40	60	ns
tPHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4		150	250	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5		20	30	ns

⁵Δ' V_{OD} and Δ' V_{OC} are the changes in magnitude of V_{OD} and V_{OC} respectively, that occur when the input is changed from a high level to a low level.

NOTES: 3. See EIA Standard RS-485 Figure 3.5, Test Termination Measurement 2.

^{4.} This applies for both power on and off; refer to EIA Standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
v _o	Voa, Vob	V _{oa} , V _{ob}
V _{OD1}	V _o	v _o
V _{OD2} I	$V_t (R_L = 100 \Omega)$	$V_t (R_L = 54 \Omega)$
V _{OD3} !		V _t (Test Termination Measurement 2)
∆.V _{OD}	$ v_t - \overline{v}_t $	$ V_t - \overline{V}_t $
Voc	V _{os}	V _{os}
∆;Voc1	Vos - Vos	Vos - Vos
los	lisal, lisbi	
10	IIxal, IIxbl	lia, lib

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST COND	DITIONS	MIN	TYP	MAX	UNIT	
V _{TH}	Differential-input high-threshold voltage	$V_0 = 2.7 V_c$	$I_0 = -0.4 \text{ mA}$			0.2	V	
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V$	I _O = 8 mA	-0.2			V	
Vhys	Hysteresis 5				50		mV	
ViK	Enable-input clamp voltage	i _j = -18 mA				- 1.5	٧	
Vон	High-level output voltage	V _{ID} = -200 mV, See Figure 2	I _{OH} = -400 μA,	2.7			٧	
VOL	Low-level output voltage	V _{ID} = -200 mV, See, Figure 2	IOL = 8 mA,			0.45	٧	
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$				± 20	μA・	
		Other input = 0 V,	V _I = 12 V			1	mA	
4	Line input current	See Note 5	V _I 7 V			-0.8	mA	
чн	High-level enable-input current	V _{IH} = 2.7 V				20	μΑ	
I _I L	Low-level enable-input current	V _{IL} = 0.4 V				- 100	μΑ	
rį	Input resistance	V _I = 12 V		12			kΩ	
los	Short-circuit output current	•		- 15		- 85	mA	
	S	No. 1	Outputs enabled		42 70			
CC	Supply current (total package)	No load	Outputs disabled	1	26	35	mA	

 $^{^{}T}$ All typical values are at $V_{CC} = 5 \text{ V, } T_{A} = 25 \,^{\circ}\text{C}.$

receiver switching characteristics, VCC = 5 V, TA = 25 °C

İ	PARAMETER	TEST COND	DITIONS	MIN	TYP	MAX	UNIT
tPLH.	Propagation delay time, low-to-high-level output	V _{ID} = 0 to 3 V,			21	35	ns
^t PHL	Propagation delay time, high-to-low-level output	C _L = 15 pF,	See Figure 6		23	35	ns
^t PZH	Output enable time to high level	C _L = 15 pF,	See Figure 7		10	20	ns
tpzL	Output enable time to low level				12	20	ns
tPHZ	Output disable time from high level	C _L = 15 pF,	See Figure 7		20	35	ns
tPLZ.	Output disable time from low level		See Figure 7		17	25	ns

TEXAS INSTRUMENTS

¹The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

Stysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_T . See Signer 4

 V_{T-} . See Figure 4. NOTE 5: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions.

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DRIVER VOD AND VOC




FIGURE 2. RECEIVER VOH AND VOL




FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES




FIGURE 4. DRIVER ENABLE AND DISABLE TIMES




FIGURE 5. DRIVER ENABLE AND DISABLE TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 5 ns, $Z_0 =$ 50 Ω .
 - B. C_L includes probe and jig capacitance.
 - C. Equivalent test circuits may be substituted for actual testing

PARAMETER MEASUREMENT INFORMATION






FIGURE 6. RECEIVER PROPAGATION DELAY TIMES




VOLTAGE WAVEFORMS


FIGURE 7. RECEIVER OUTPUT ENABLE AND DISABLE TIMES

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \le MHz, 50% duty cycle, $t_f \le$ 6 ns, $t_f \le$ 5 ns, $Z_0 =$ 50 Ω .
 - B. CL includes probe and jig capacitance.
 - C. Equivalent test circuits may be substituted for actual testing.





DRIVER DIFFERENTIAL OUTPUT VOLTAGE




RECEIVER HIGH-LEVEL OUTPUT

FREE-AIR TEMPERATURE

TYPICAL CHARACTERISTICS





Vcc - 5 V VID = 200 mV IOH - - 440 µA





FIGURE 11






FIGURE 13

FIGURE 12 RECEIVER LOW-LEVEL OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE






FIGURE 14





NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

FIGURE 17. TYPICAL APPLICATION CIRCUIT

DIFFERENTIAL BUS TRANSCEIVER

JANUARY 1990

- Bidirectional Transceiver
- Meets EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for 25-MBaud Operation in Both Serial and Parallel Applications
- Low Skew . . . 8 ns Max
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply Current Requirements 30 mA Max
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Receiver Input Impedances . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver input Hysteresis . . . 70 mV Typ
- Fall Safe . . . High Receiver Output with Inputs Open
- . Operates from a Single 5-V Supply
- Glitch-Free Power-Up and Power-Down Protection
- Interchangeable with National DS3695

description

The TL3695 Differential Bus Transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus transmission lines. It is designed for balanced transmission lines and meets EIA Standards RS-422-A and RS-485 and CCITT recommendations V.11 and X.27.

The TL3695 combines a 3-state differential line driver and a differential input line receiver both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected together to function as a direction control. The driver differential outputs

D OR P PACKAGE (TOP VIEW)



FUNCTION TABLE (DRIVER)


INPUT	ENABLE	OUTPUTS
D	DE	A B
н	н	H L
L	н	L H
x	L	z z

FUNCTION TABLE (RECEIVER)

DIFFERENTIAL INPUTS	ENABLE	OUTPUT
A - B	RE	R
V _{ID} ≥ 0.2 V	L	н
-0.2 V < V _{ID} < 0.2 V	L	?
V _{ID} ≤ -0.2 V	L	L
x	н	z
Inputs Open	L	н


H = high level, L = low level/? = indeterminate, X = irrelevant, Z = high impedance (off)

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)



and the receiver differential inputs are connected internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{CC} = 0$. This port features wide positive and negative common-mode voltage ranges making the device suitable for party line applications.

The TL3695 is characterized for operation from 0°C to 70°C.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Voltage range at any bus terminal	– 10 V to 15 V
Enable input voltage	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, TA	0°C to 70°C
Storage temperature range	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P packag	je 260°C

NOTE 1: All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	TA = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
Р	1000 mW	8.0 mW/°C	640 mW

recommended operating conditions

	The state of the s	MIN	TYP	MAX	UNIT	
Supply voltage, VCC		4.7	5 5	5.25	V	
Voltage at any bus terminal (separately o	oltage at any bus terminal (séparately or common mode), V _I or V _{IC}			12	v	
Tollage at any bos terminal (separately o	Common mode). VI or VIC			-7	L	
High-level input voltage, VIH	D, DE, and RE		2		٧	
Low-level input voltage, VIL	D, DE, and RE			0.8	٧	
Differential input voltage, VID (see Note 2)			±12	٧	
High-level output current, IOH	Driver			-60	m A	
riigii-level ootpot corrent, IOH	Receiver			-400	μА	
Low-level output current, IOI	Driver			60	mA	
con-level datpar current, IOL	Receiver			8	"""	
Operating free-air temperature, TA	The state of the s)	70	°C	

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.

DRIVER SECTION

driver electrical characteristics over recommended ranges of supply voltage and operating freeair temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONST	MIN	TYP‡	MAX	UNIT	
ViK	Input clamp voltage	I _j = -18 mA				-1.5	V	
VO	Output voltage	10 = 0		0		6	٧	
VOD1	Differential output voltage	10 = 0		1.5		5	٧	
		P. = 100.0	See Figure 1	1/2 V _{OD1}				
VOD2	Differential output voltage	nt = 10011,	See rigure i	2			٧	
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	See Figure 1	1.5	2.5	5	٧		
V _{OD3}	Differential output voltage	V _{test} = -7 V to 12 V	V. See Figure 2	1.5		5	٧	
4 VOD						±0.2	٧	
Voc	Common-mode output voltage	$R_L = 54 \Omega$,	See Figure 1			3	٧	
Δ V _{OC}						±0.2	٧	
1-	0.40.40	Output disabled,	VO = 12 V			1	m A	
10	Output current	See Note 3	VO = -7 V	1		- 0.8	mA	
۱н	High-level input current	V _I = 2.4 V				20	μА	
hլ_	Low-level input current	V _I = 0.4 V		Ī		-200	μА	
		V _O = -7 V				-250		
	Short-circuit output current	V _O = 0				- 150	mA	
los	Short-circuit darpar current	VO = VCC	Vo = VCC			250	mA.	
		V _O = 12 V				250		
lcc	Supply current	No load	Outputs enabled		23	50	mA I	
	coppy concin	140 1080	Outputs disabled		19	35		

[†] The power-off measurement in EIA Standard RS-422-A applies to disabled outputs only and is not applied to combined inputs and outputs. ‡ All typical values are at V_{CC} = 5 V and T_A = 25°C.



^{§ 4 |} VOD | and 4 | VOC | are the changes in magnitude of VOD and VOC respectively, that occur when the input is changed from a high level to a low level.

NOTE 3: This applies for both power on and off, refer to EIA Standard RS-485 for exact conditions. The RS-422-A limit does not apply for a combined driver and receiver terminal.

TL3695 DIFFERENTIAL BUS TRANSCEIVER

driver switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
top	Differential-output delay time					8	22	ns
	Skew (tDDH-tDDL)	C _{L1} = C _{L2} = 100 pF,	$R_L = 60 \Omega$,			1	8	ns
tTD	Differential output transition time					8	18	ns
tPZH	Output enable time to high level	CL = 100 pF,	$R_L = 500 \Omega$,	See Figure 4	Ī		50	ns
tPZL	Output enable time to low level	C _L = 100 pF,	$R_L = 500 \Omega$,	See Figure 5	1		50	ns
tPHZ	Output disable time from high level	CL = 15 pF,	$R_L = 500 \Omega$,	See Figure 4	1	8	30	ns
tpi z	Output disable time from low level	C _L = 15 pF,	$R_L = 500 \Omega$,	See Figure 5	1	8	30	ns

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

SYMBOL EQUIVALENTS

DATA SHEET PARAMETER	RS-422-A	RS-485
V _O	V _{oa} V _{ob}	V _{ca} . V _{ob}
V _{OD1}	V _o	V _O
V _{OD2}	$V_t (R_L = 100 \Omega)$	V _t (R _L = 54 Ω)
V _{OD3}		Vt (Test Termination Measurement 2)
V _{test}		V _{tst}
Δ V _{OD}	$ \nabla_t - \nabla_t $	$ V_t - \overline{V}_t $
Voc	Vos	Vosi
∆ V _{OC}	Vos - Vos	Vos - Vos I
los	Isal Isb	
Ю	l _{xa} l. l _{xb}	I _{ia} . I _{ib}

RECEIVER SECTION

receiver electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYPT	MAX	UNIT
VTH	Differential-input high-threshold voltage	V _O = 2.7 V,	$I_0 = -0.4 \text{ mA}$			0.2	٧
VTL	Differential-input low-threshold voltage	$V_0 = 0.5 V$	IO = 8 mA	-C.2 [‡]			٧
V _{hys}	Hysteresis§	V _{OC} = 0			70		mV
VIK	Enable-input clamp voltage	l _i = -18 mA		1		-1.5	V
VOH	High-level output voltage	V _{ID} = 200 mV or Inp	outs open	2.4			v
*OH	riigh-level output voltage	I _{OH} = -400 μA, See Figure 6		2.4			•
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I _{OL} = 16 mA			0.5	v
·UL	con-level output voltage	See Figure 6	IOL = 8 mA			0.45	•
loz	High-impedance-state output current	Vo = 0.4 V to 2.4 V				±20	μА
l ₁	Line input current	Other input = 0 V,	V ₁ = 12 V			1	m A
4	ene input current	See Note 4	$V_1 = -7 \text{ V}$			-0.8	
ΙΗ	High-level enable-input current	V _{IH} = 2.7 V				20	μΑ
ηL	Low-level enable-input current	VIL = 0.4 V		1		- 100	μΑ
ri	Input resistance			12			kΩ
los	Short-circuit output current	V _O = 0		-15		-85	mA
loo	Supply current	No load	Outputs enabled		23	50	mA.
cc	coppiy curion	140 load	Outputs disabled		19	35	

NOTE 4: This applies for both power on and power off. Refer to EIA Standard RS-485 for exact conditions

receiver switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
†PLH	Propagation delay time, low-to-high-level output	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$	C _L = 15 pF,		14	37	r.s
^t PHL	Propagation delay time, high-to-low-level output	See Figure 7			14	37	ns
¹ PZH	Output enable time to high level	C ₁ = 15 pF.	See Figure 8		7	20	ns
tPZL	Output enable time to low level	C[= 15 pr,	See rigule 6		7	20	ns
1PHZ	Output disable time from high level	C 15 a5	See Figure 8		7	16	ns
tPLZ	Output disable time from low level	C _L = 15 pF,	See rigule o		8	16	ns

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[‡] The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common mode input voltage and threshold voltage levels only.

[§] Hysteresis is the difference between the positive-going input threshold voltage, V_{T+}, and the negative-going input threshold voltage, V_T...

PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DRIVER VOD AND VOC






FIGURE 2. DRIVER VOD3



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_r \leq$ 7 ns, $t_r \leq$ 7 ns, $t_r \leq$ 8 ns, $t_r \leq$ 9 ns, t_r
 - B. C₁ includes probe and jig capacitance.


FIGURE 3. DRIVER DIFFERENTIAL-OUTPUT DELAY AND TRANSITION TIMES



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_f \leq 10$ ns, $t_{\uparrow} \leq 10$ ns, $t_{\downarrow} \leq 10$ ns, $t_{$
 - B. C_L includes probe and jig capacitance. (See switching characteristics test conditions)

FIGURE 4. DRIVER ENABLE AND DISABLE TIMES

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_f \leq 10$ ns, $t_f \le 10$ ns, $Z_{out} = 50$ Ω . B. C_L includes probe and jig capacitance. (See switching characteristics — test conditions)

FIGURE 5. DRIVER ENABLE AND DISABLE TIMES





FIGURE 6. RECEIVER VOH AND VOL



- NOTES: A. The input pulse is supplied by, a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle, $t_r \leq 10$ ns, $t_f \leq$ 10 ns, $Z_{out} = 50 \Omega$.
 - B. C_L includes probe and jig capacitance


FIGURE 7. RECEIVER PROPAGATION DELAY TIMES


PARAMETER MEASUREMENT INFORMATION 1 kΩ - 1 5 V ----CL - 15 pF 1 kΩ 1N916 OR EQUIVALENT (See Note B) GENERATOR **50** Ω (See Note A) ์ ร3 TEST CIRCUIT S1 to -1.5 V S1 to 1.5 V INPUT S2 closed S2 open S3 open S3 closed tPZH → tpZL -OUTPUT OUTPUT - 0 V --3 V S1 to 1.5 V S1 to -1.5 V INPUT S2 open INPUT S2 closed S3 closed S3 open ^tPLZ ۷он OUTPUT 0.5 V OUTPUT VOL

 $\label{eq:voltage_waveforms} $$ NOTES: \ A. \ The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, 50% duty cycle. $t_f \le 10$ ns, $t_f \le 10$ ns, $Z_{out} = 50 \Omega.$$$

B. C_L includes probe and jig capacitance.

FIGURE 8. RECEIVER OUTPUT ENABLE AND DISABLE TIMES





DRIVER DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 11

5


VOH - High-Level Output Voltage - V

3

2

-40 -20





FREE-AIR TEMPERATURE VCC = 5 V VID = 200 mV IOH = -440 µA

RECEIVER HIGH-LEVEL OUTPUT


FIGURE 13

TA-Free-Air Temperature-°C

100 120

FIGURE 12

RECEIVER LOW-LEVEL OUTPUT VOLTAGE



0 20 40 60





FIGURE 14


10 15

IOL-Low Level Output Current-mA

٥L



APPLICATION INFORMATION



NOTE: The line should be terminated at both ends in its characteristic impedance. Stub lengths off the main line should be kept as short as possible.

FIGURE 18. TYPICAL APPLICATION CIRCUIT

uA9637, uA9637AC DUAL DIFFERENTIAL LINE RECEIVER

NOVEMBER 1986

- Meets EIA Standards RS-422-A and RS-423-A
- Meets Federal Standards 1020 and 1030
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- TTL-Compatible Outputs
- High-Speed Schottky Circuitry
- 8-Pin Dual-In-Line and "Small Outline" Packages
- Similar to SN75157 except for Corner V_{CC} and Ground Pin Positions
- Designed to Be Interchangeable with Fairchild μA9637A

description


The uA9637AC is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. It utilizes Schottky circuitry and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differential-line system. This device operates from a single 5-volt power supply and is supplied in an 8-pin dual-inline package and small outline package.

The uA9637AM is characterized over the full military temperature range of $-55\,^{\circ}\text{C}$ to 125 $^{\circ}\text{C}$. The uA9637AC is characterized for operation from 0 $^{\circ}\text{C}$ to 70 $^{\circ}\text{C}$.

5 2IN ~


GND [

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)0.5 V to 7 V
Input voltage
Differential input voltage (see Note 2) ± 15 V
Output voltage (see Note 1)
Low-level output current 50 mA
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):
D package
JG package: uA9637AM
uA9637AC
P package
Operating free-air temperature range: uA9637AM55°C to 125°C
uA9637AC 0 °C to 70 °C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or P package 260 °C

NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.

- 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
- For operation above 25°C free-air temperature, derate linearly at the following rates: 5.8 mW/°C for the D package, 8.4 mW/°C for uA9637AM in the JG package, 6.6 mW/°C for uA9637AC in the JG package, and 8.0 mW/°C for the P package.

recommended operating conditions

		A9637	M	uA9637AC			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
Common-mode input voltage, VIC			±7			± 7	٧
Operating free-air temperature, TA	- 55		125	0		70	°C

electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		1	TYP†	MAX 4	UNIT
VΤ	Threshold voltage (V_{T+} and V_{T-})	See Note 5		- 0.2 - 0.4		0.2	v
Vhys	Hysteresis (VT + - VT -)				70		mV
Voн	High-level output voltage	$V_{ID} = 0.2 V$	IO = -1 mA	2.5	3.5		V
VOL	Low level output voltage	V _{ID} = -0.2 V,	IO = 20 mA		0.35	0.5	V
	1	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V _I = 10 V		1.1	3.25	
1,	Input current	See Note 6	V _I = -10 V		- 1.6	- 3.25	mA
los	Short-circuit output current [‡]	V _O = 0,	V _{ID} = 0.2 V	- 40	- 75	- 100	mA
Icc	Supply current	$V_{ID} = -0.5 V$	No load		35	50	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25 °C.

Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTES: 4. The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.


- 5. The expanded threshold parameter is tested with a 500- Ω resistor in series with each input.
- 6. The input not under test is grounded.




switching characteristics, VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output	C ₁ = 30 pF, See Figure 1		15	25	ns
tPHL	Propagation delay time, high-to-low-level output	CE = 30 pr, See rigure r		13	25	ns

PARAMETER MEASUREMENT INFORMATION






NOTES: A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: $t_f \le 5$ ns, $t_f \le 5$ ns, PRR ≤ 5 MHz, duty cycle = 50%.

FIGURE 1. TRANSITION TIMES

TYPICAL CHARACTERISTICS









FIGURE 3







TYPICAL APPLICATION DATA




FIGURE 7. RS-422-A SYSTEM APPLICATIONS

DUAL HIGH-SPEED DIFFERENTIAL LINE DRIVER

SEPTEMBER 1986

- Meets EIA Standard RS-422-A
- Operates From a Single 5-V Supply
- TTL-and CMOS-Input Compatibility
- Output Short-Circuit Protection
- Schottky Circuitry
- Designed to Be Interchangeable With Fairchild 9638

description

The uA9638C is a dual high-speed differential line driver designed to meet EIA Standard RS-422-A. The inputs are TTL- and CMOS-compatible and have input clamp diodes. Schottky-diode-clamped transistors are used to minimize propagation delay time. This device operates from a single 5-V power supply and is supplied in an 8-pin package.


The uA9638C is characterized for operation from 0°C to 70°C.

D, JG, OR P PACKAGE (TOP VIEW) VCC 1 0 8 1Y 1A 2 7 1Z 2A 3 6 2Y


5 72Z

GND 4

logic symbol†




logic diagram



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, VCC (see Note 1)
Input voltage range
Continuous total power dissipation (see Note 2) See Dissipation Rating Table
Operating free-air temperature range
Storage temperature range65 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300°C
Lead temperature 1,6 mm (1/16 inch) from 10 seconds: D and P package

NOTES: 1. Voltage values except differential output voltages are with respect to network ground terminal.

2. In the JG package, uA9638C chips are glass mounted.

DISSIPATION RATING TABLE

PACKAGE	TA = 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
JG	825 mW	6.6 mW/°C	528 mW
P	1000 mW	8.0 mW/°C	640 mW

recommended operating conditions

	11	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4	.75	5	5.25	٧
High-level input voltage, V _{IH}		2			V
Low-level input voltage, VIL				0.8	٧
High-level output current, IOH				- 50	mA
Low-level output current, IOL				50	mA
Operating free-air temperature, TA		0		70	°C

electrical characteristics over operating free-air temperature range (unless otherwise noted)

P.A	RAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	$V_{CC} = 4.75 \text{ V}, I_{\parallel} = -18 \text{ mA}$	1		- 1	-1.2	٧
Vон	High-level output voltage	V _{CC} = 4.75 V, V _{IH} = 2 V,	I _{OH} = -10 mA	2.5	3.5		V
· UH	mg// level output voltage		I _{OH} = -40 mA	2			
VOL	Low-level output voltage	$V_{CC} = 4.75 \text{ V}, V_{IH} = 2 \text{ V},$	$V_{IL} = 0.8 V$			0.5	v
• 01	Low level bulput voltage	IOL = 40 mA					
VOD1	Differential output voltage	$V_{CC} = 5.25 \text{ V}, I_{O} = 0$			2	V _{OD2}	V
VOD2	Differential output voltage			2			>
	Change in magnitude of ‡	V_{CC} = 4.75 V to 5.25 V, R_L = 100 Ω , See Figure 1				± 0.4	ν
A VOD	differential output voltage					10.4	
Voc	Common-mode output voltage §					3	>
A! Voc I	Change in magnitude of ‡			± C			V
4 VOC 1	common-mode output voltage					10.4	
			V ₀ = 6 V		0.1	100	
10	Output current with power off	V _{CC} = 0,	$V_0 = -0.25 \text{ V}$		-0.1	- 100	μΑ
			$V_0 = -0.25 \text{ V to 6 V}$			± 100	
4	Input current	V _{CC} = 5.25 V, V _I = 5.5 V				50	μA
ΉΗ	High-level input current	V _{CC} = 5.25 V, V _I = 2.7 V				25	μА
ΙL	Low-level input current	V _{CC} = 5.25 V, V _I = 0.5 V				- 200	μA
los	Short-circuit output current	$V_{CC} = 5.25 \text{ V}, V_{O} = 0$		- 50		- 150	mA
¹ CC	Supply current (all drivers)	V _{CC} = 5.25 V, No load,	All inputs at 0 V		45	65	mA

[†]All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25 \,^{\circ}\text{C}$.

switching characteristics, VCC = 5 V, TA = 25 °C

PARAMETER	TEST CONDITION		MIN	TYP	MAX	UNIT
tDD Differential-output delay time	C ₁ = 15 pF.	$R_{I} = 100 \Omega$		10	15	ns
tTD Differential-output transition time		HE = 100 M,		10	15	ns
Skew	See Figure 2			1		ns

 $^{^4\}Delta$ | V_{OD} | and Δ | V_{OC} | are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

In EIA Standard RS-422-A, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}.

Only one output at a time should be shorted and duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. DIFFERENTIAL AND COMMON-MODE OUTPUT VOLTAGES



NOTES: A. The input pulse generator has the following characteristics: $Z_0 = 50 \Omega$, PRR ≤ 500 kHz, $t_W = 100$ ns, $t_T = \leq 5$ ns. B. C_L includes probe and jig capacitance.

FIGURE 2. SWITCHING TIMES


3-322

- Meets EIA Standards RS-422-A and RS-423-A
- Meets Federal Standards 1020 and 1030
- Operates from Single 5-V Power Supply
- Wide Common-Mode Voltage Range
- High Input Impedance
- TTL-Compatible Outputs
- High-Speed Schottky Circuitry
- 8-Pin Dual-In-Line and "Small Outline" Packages
- Designed to be Interchangeable with Fairchild µA9639AC


description

The uA9639C is a dual differential line receiver designed to meet EIA standards RS-422-A and RS-423-A and Federal Standards 1020 and 1030. It utilizes Schottky circuitry and has TTL-compatible outputs. The inputs are compatible with either a single-ended or a differential-line system. This device operates from a single 5-volt power supply and is supplied in an 8-pin dual-inline package and "small outline" package.

The uA9639C is characterized for operation from 0° C to 70° C.




logic symbol†




 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) -0.5 V to 7 Input voltage ±15	
Differential input voltage (see Note 2)	٧
Output voltage (see Note 1)	٧
Low-level output current	nΑ
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 3):	
D package	ıW
JG package	
P package	w
Operating free-air temperature range	°C
Storage temperature range65°C to 150°	°C
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: JG package 300	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D and P package 260	°C

- NOTES: 1. All voltage values, except differential input voltage, are with respect to the network ground terminal.
 - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.
 - 3. For operation above 25°C free-air temperature, derate the D package to 464 mW at 70°C at the rate of 5.8 mW/°C, the JG package to 528 mW at 70°C at the rate of 6.6 mW/°C; and the P package to 640 mW at 70°C at the rate of 8.0 mW/°C.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
Common-mode input voltage, V _{IC}			± 7	٧
Operating free-air temperature A	0		70	°C

electrical characteristics over recommended ranges of supply voltage, common-mode input voltage, and operating free-air temperature (unless othewise noted)

PARAMETER		TEST CONDITIONS			MIN TYP [†] MAX See Note 4		
				-0.2		0.2	.,
VΤ	Threshold voltage (V _{T+} and V _{T-})	See Note 5		-0.4		0.4	V
V _{hys}	Hysteresis (V _{T+} - V _{T-})				70		mV
VOH	High-level output voltage	$V_{1D} = 0.2 V$	$I_0 = -1 \text{ mA}$	2.5	3.5		V
VOL	Low-level output voltage	$V_{1D} = -0.2 \text{ V}$	I _O ≈ 20 mA		0.35	0.5	٧
		$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V ₁ = 10 V		1,1	3.25	
Ч	Input current	See Note 6	V ₁ = -10 V		-1.6	- 3.25	mA
los	Short-circuit output current	V _O = 0,	V _{ID} = 0.2 V	- 40	-75	- 100	mA
lcc	Supply current	$V_{ID} = -0.5 \text{ V},$	No load		35	50	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25 °C.

switching characteristics, VCC = 5 V, TA = 0 °C to 70 °C

	PARAMETER	TEST CONDITION	MIN M	AX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	C ₁ = 30 pF. See Figure 1		85	ns
tPHL	Propagation delay time, high-to-low-level output	of oo pr, ossingers		85	ns


[‡]Only one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTES: 4. The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

^{5.} The expanded threshold parameter is tested with a 500-Ω resistor in series with each input.

^{6.} The input not under test is grounded.

PARAMETER MEASUREMENT INFORMATION







VOLTAGE WAVEFORM

NOTES: A. C_{L} includes probe and jig capacitance. B. The input pulse is supplied by a generator having the following characteristics: $t_{r} \le 5$ ns, $t_{f} \le 5$ ns, PRR ≤ 5 MHz, duty cycle = 50%.


FIGURE 1. TRANSITION TIMES


TYPICAL CHARACTERISTICS






PIGURE 3







TYPICAL APPLICATION DATA




FIGURE 7. RS-422-A SYSTEM APPLICATIONS



TI Sales Offices

BELGIQUE/BELGIË S.A. Texas Instruments Belgium N.V. 11, Avenue Jules Bordetlaan 11, 1140 Bruxelles/Brussel Tels: (02) 242 30 80 Teles: 61161 TEXBEL

DANMARK Texas Instruments A/S Borupvang 2D, DK-2750 Ballerup Tel: (44) 68 74 00 Telefax: (44) 68 64 00

DEUTSCHLAND

Texas Instruments Deutschland GmbH. Haggertystraße 1 8050 Freising Tel: (08161) 80-0 od. Nbst Telex: 5 26 529 texin d Btx: *28050# Kurfurstendamm 195-196 1000 Berlin 15 Tel: (030) 8 82 73 65 Telex: 5 26 529 texin d Düsseldorfer Straße 40 6236 Eschborn 1 Tel: (06196) 80 70 Telex: 5 26 529 texin d Gildehofcenter Hollestrasse 4300 Essen 1 Tel: (0201) 24 25-0 Fax: (0201) 236640 Telex: 5 26 529 texin d Kirchhorster Straße 2 3000 Hannover 51 Tel : (0511) 64 68-0 Telex: 5 26 529 texin d Maybachstraße II 7302 Ostfildern 2 (Nellingen) Tel: (0711) 34 03-0 Telex: 5 26 529 texin d

ESPAÑA Texas Instruments España S.A. c/ Gobelas 43.

Crra de La Coruña km. 14 La Florida 28023 Madrid Telex: (1) 372: 8051 Telex: 23634 C/Diputacion, 279-3-5 08007 Barcelona Tel: (3) 317: 91-80 Telex: 50436 Fax: (3) 301-84-61

FRANCE
Texas Instruments France
8-10 Avenue Morane Sauliner - B.P. 67
78141 Veliry Villacoublay cedex
Tel: Standard: (1) 30 70 10 03
Service Technique: (1) 30 70 11 33
Telex: 698707 F

HOLLAND Texas Instruments Holland B.V. Hogehilweg 19 Postbus 12995 1100 AZ Amsterdam-Zuidoost Tel: (020) 5602911 Telex: 12196

HUNGARY Texas Instruments International Budaorsi u.42, H-1112 Budapest Tel: (I) 1 66 66 17 Fax: (I) 1 66 61 61 Telex: 2 27 676 ITALIA
Texas Instruments Italia S.p.A.
Centro Direzionale Colleoni
Palazzo Perseo - Via Paracelso, 12
20041 Agrate Branara (M)
Tel: (0.19) 632.19
Fax: (0.19) 632.29
Via Castello della Magliana, 18
00148 Roma
Tel: (0) 657 2651
Telex: 610587 ROTEX 1
Fax: (6) 657 0447
Via Amendola, 17

NORGE Texas Instruments Norge A/S PB 106 Refstad (Sinsenveien 53) 0513 Oslo 5 Tel: (02) 155090

40100 Bologna Tel: (051) 554004

PORTUGAL
Texas Instruments Equipamento
Electronico (Portugal) LDA.
Ing. Frederico Ulricho, 2650
Moreira Da Maia
4470 Maia
Tel: (2) 948 1003
Telex: 22485

REPUBLIC OF IRELAND Texas Instruments Ireland Ltd 7/8 Harcourt Street Dublin 2 Tel: (01) 755233 Telex: 32626

SCHWEIZ/SUISSE Texas Instruments Switzerland AG Riedstraße 6 CH-8953 Dietikon Tel: (01) 74 42 811 Teles: 825 260 TEXIN Fax: (01) 74 13 357

SUOMI FINLAND Texas Instruments OY P.O. Box 86, 02321 Espoo Tel: (0) 802 6517 Fax: (0) 802 6519 Telex: 121457

SVERIGE

Texas Instruments International Trade Corporation (Sverigefilialen) Box 30, S-164 93 Kista Visit address. Jeafjordsgatan 7, Kista Tel: (08) 752 58 00 Telefax: (08) 77 57 75 Telex: 10377 SVENTEX S

UNITED KINGDOM Texas Instruments Ltd. Manton Lane, Bedford, England, MK41 7PA Tel: 0234) 270 111 Telex: 82178 Technical Enquiry Service Tel: (0234) 223000



TI Regional Technology Centres

DEUTSCHLAND
Texas Instruments
Deutschland GmbH.
Haggertystraße 1
8050 Freising 40 43
Frankfurt-Main
Dusseldorfer Straße 40
6236 Eschborn
Tel: (0 61 90 80 74 18
Kirchhorster Straße 2
3000 Hannower 51
Fel: (0510) 64 80 21
Maybachstraße 11
702 Ostfildern 2 (Nellingen)
Sturgart
Tel: (0711) 34 03-0

FRANCE Centre de Technologie Texas Instruments France 8-10 Avenue Morane Saulnier, B.P. 67 78141 Velity Villacoublay cedex Tel: Standard: (1) 30 70 10 03 Service Technique: (1) 30 70 11 33 Telex: 698707 F

Centre Européen de Développement et Siège Social Texas Instruments France B. P. 5 0-0271 Villeneuve-Loubet cedex Tel : 93 22 20 01 Telex : 470127 F

HOLLAND Texas Instruments Holland B.V. Hogehilweg 19 Postbus 17995 1100 AZ Amsterdam-Zuidoost Tel: (020) 5602911 Teles: 12196

ITALIA Texas Instruments Italia S.p.A. Centro Direzionale Colleoni Palazzo Perseo - Via Paracelso, 12 20041 Agrate Brianza (Mi) Tel: 039-63221 Fax: (039) 632299

SVERIGE
Texas Instruments
International Trade Corporation
(Sverigefilialen)
Box 30
S-164-93 Kista
Isafjordsgatan 7
Tel: (08) 752-58 (0)
Telefax: (08) 751-97 15
Telex: 10377 SVENTEX

UNITED KINGDOM Texas Instruments Ltd. Regional Technology Centre Manton Lane, Bedford, England, MK41 7PA Tel: (0234) 270 111 Telex: 82178 Technical Enquiry Service Tel: (0234) 223000



